Parallelizing Parallel Programs: A Dynamic Pattern Analysis for Modernization of Legacy Parallel Code

Citation for published version:

Digital Object Identifier (DOI):
10.1145/3410463.3414663

Link:
Link to publication record in Edinburgh Research Explorer

Document Version:
Peer reviewed version

Published In:
PACT ’20: Proceedings of the ACM International Conference on Parallel Architectures and Compilation Techniques

General rights
Copyright for the publications made accessible via the Edinburgh Research Explorer is retained by the author(s) and / or other copyright owners and it is a condition of accessing these publications that users recognise and abide by the legal requirements associated with these rights.

Take down policy
The University of Edinburgh has made every reasonable effort to ensure that Edinburgh Research Explorer content complies with UK legislation. If you believe that the public display of this file breaches copyright please contact openaccess@ed.ac.uk providing details, and we will remove access to the work immediately and investigate your claim.
Parallelizing Parallel Programs: A Dynamic Pattern Analysis for Modernization of Legacy Parallel Code

1 INTRODUCTION

Parallelization traditionally refers to the challenge of analyzing legacy sequential code, to generate equivalent, higher performing parallel code. Emerging mainstream parallelism has created a new challenge: legacy parallel code, typically hand-optimized for a particular system, becomes outdated as the hardware evolves. Modernizing such code line-by-line is not effective: instead we need to understand the program’s overall algorithmic intent, to re-express it for the new target. Re-expression can be simplified and future-proofed by coding with parallel patterns [4, 8, 9]. We address the remaining challenge of identifying the algorithm patterns in the original parallel source. We describe a novel dynamic approach to the identification of implicit algorithmic patterns. Our core principle is that the essence of a pattern is to be found in the dynamic data flows it invokes between operations and their repetition, rather than any specific source level encoding. This makes it neutral with respect to source code and hence immediately applicable to both legacy sequential and parallel code.

The high level structure of our approach is captured in Figure 1. Our LLVM pass instruments the legacy program, whose traced execution generates a dynamic dataflow graph (DDG). Our constraint-programming based pattern finding tool analyzes the DDG against a library of pattern definitions, reporting found instances back to the programmer.

2 PARALLEL PATTERN FINDING

Figure 2 steps through our approach with an example extracted from a legacy parallel program, streamcluster, from the PARSEC [2] benchmark suite. The algorithm underlying streamcluster applies the MapReduce pattern [4]. Figure 2a shows key excerpts from the original code, including the threading infrastructure (note that function pkmedian is invoked by each thread in parallel), and highlighted, the key data operations which implicitly encode the pattern. Figure 2b visualizes the resulting DDG, obtained after some simplifications discussed below. In this simple example the MapReduce pattern is already clear to the experienced eye, but its automatic identification is out of the scope of existing methods. Finally, Figure 2c shows the modernized code, here calling the MapReduce function from the SkePU 2 pattern library [5]. The code transformation between the two versions would be carried out either manually, informed by the feedback from our tool, or ideally within a refactoring tool armed with the same pattern knowledge.

Dynamic dataflow graphs. Our DDGs are generated by execution of legacy code which has been instrumented by a new LLVM compiler pass. In contrast to conventional DDGs, our raw graphs (inspired by [6]) have a node for every dynamic execution of an operation, rather than simply for each static operation, and edges for every flow of data between these. This makes them very bulky, and we employ a number of post-hoc simplifying heuristics to reduce size, including removal of sections corresponding to address calculation and data-structure traversal, since these are artifacts of the particular source encoding. In line with our core principle, these guide the operations which generate the true dataflow, but they are not part of it, and are therefore orthogonal and irrelevant to the patterns. We can also, heuristically, condense sub-graphs corresponding to entire loop iterations. These heuristics have been applied to the DDG sketched in Figure 2b.

Pattern definitions. Our pattern definitions are implemented in the MiniZinc constraint modeling language [7] (~400 LOC), and matched using the Chuffed constraint solver [3]. MiniZinc allows us to express, as properties of an encoding of the DDG, both what it means to be a pattern in general, and what further constraints are required to capture the specifics of each distinct pattern. Our current implementation has rules capturing a variety of flavors of both Map and Reduce patterns, as reported in Table 1.

3 EXPERIMENTAL RESULTS

Table 1 presents our results for multithreaded code from the Starbench suite [1], omitting two programs, bodytrack and h264dec, which follow a pattern (pipeline) that is out of the scope of our current analysis. We found all but one expected patterns, known by

---

Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the owner/author(s).

PACT ’20, October 3–7, 2020, Virtual Event, GA, USA
© 2020 Copyright held by the owner/author(s).
https://doi.org/10.1145/3410463.3414663
for (i = 0; i < nproc; i++) {
    pthread_create(...); // Run pkmedian in nproc threads.
}
...
for (i = 0; i < nproc; i++) {
    pthread_join(...);
}
...
float pkmedian(Points *points, ..., int pid, ...) {
    ...
    pthread_barrier_wait(...);
    double myhiz = 0;
    for (kk = k1; kk < k2; kk++) {
        myhiz += dist(points->p[kk], points->p[0]);
    }
    hizs[pid] = myhiz;
    pthread_barrier_wait(...);
    for (i = 0; i < nproc; i++) {
        hiz += hizs[i];
    }
    ...
}

(a) Original distance computation with nproc parallel calls to pkmedian and manual thread management, synchronization, and workload splitting.

(b) Partial, simplified DDG of the original parallel distance computation for eight points and four threads.

float pkmedian(Points *points, ...) {
    ...
    auto computeDist = MapReduce(
        [] (Point p) { return dist(p, points->p[0]); },
        [] (double h1, double h2) { return h1 + h2; }
    );
    hiz = computeDist(Vector<Point>(points->p, points->num));
    ...
}

(c) Modernized distance computation with a single call to pkmedian and transparent parallelization.

### Table 1: Found and missed parallel patterns in Starbench.

<table>
<thead>
<tr>
<th>benchmark</th>
<th>found</th>
<th>missed</th>
</tr>
</thead>
<tbody>
<tr>
<td>c-ray</td>
<td>map</td>
<td>-</td>
</tr>
<tr>
<td>md5</td>
<td>map</td>
<td>-</td>
</tr>
<tr>
<td>rgbyuv</td>
<td>map</td>
<td>-</td>
</tr>
<tr>
<td>rotate</td>
<td>conditional map</td>
<td>-</td>
</tr>
<tr>
<td>kmeans</td>
<td>reduction</td>
<td>map</td>
</tr>
<tr>
<td>rot-cc</td>
<td>map, conditional map</td>
<td>-</td>
</tr>
<tr>
<td>ray-rot</td>
<td>map, conditional map</td>
<td>-</td>
</tr>
<tr>
<td>streamcluster</td>
<td>map×4, conditional map×3, reduction</td>
<td>-</td>
</tr>
</tbody>
</table>

manual inspection and from the literature, and understand the reason for missing one map in kmeans, which will inform subsequent versions. Our analysis ran from a few seconds to a few minutes, depending upon the size and complexity of the DDGs. The resulting SkePU parallelized code performed well, comparably to hand-coded performance from benchmark implementations (e.g. 9.6x speed-up over sequential on a Xeon E5-2680 v3 with twelve hyperthreaded cores, 15.6x on an NVIDIA GeForce GTX Titan with 2688 cores), and was trivially portable across a range CPU/GPU systems.

### ACKNOWLEDGMENTS

The authors are grateful for the support provided by Christos Vasilidiotis, Paul Metzger, August Ernstsson, and RISE SICS; and for helpful discussions with Christoph Kessler, Ciaran McCreesh, and Jessica Enright. This research has been funded by the Engineering and Physical Sciences Research Council (UK) under grant EP/P022642/1.

### REFERENCES