Atomic layer deposited Al2O3 passivation layer for few-layer WS2 field effect transistors

Citation for published version:

Digital Object Identifier (DOI):
10.1088/1361-6528/ac2390

Link:
Link to publication record in Edinburgh Research Explorer

Document Version:
Peer reviewed version

Published In:
Nanotechnology

General rights
Copyright for the publications made accessible via the Edinburgh Research Explorer is retained by the author(s) and / or other copyright owners and it is a condition of accessing these publications that users recognise and abide by the legal requirements associated with these rights.

Take down policy
The University of Edinburgh has made every reasonable effort to ensure that Edinburgh Research Explorer content complies with UK legislation. If you believe that the public display of this file breaches copyright please contact openaccess@ed.ac.uk providing details, and we will remove access to the work immediately and investigate your claim.
Atomic layer deposited Al$_2$O$_3$ passivation layer for few-layer WS$_2$ field effect transistors

Young Gyu You$^{1,3}$, Dong Ho Shin$^{1,3}$, Jong Hwa Ryu$^1$, E.E.B. Campbell$^{1,2}$, Hyun-Jong Chung$^1$ & Sung Ho Jhang$^1$

$^1$ Department of Physics, Konkuk University, Seoul 05029, South Korea
$^2$ EaStCHEM, School of Chemistry, Edinburgh University, David Brewster Road, Edinburgh EH9 3FJ, U.K.

E-mail: shjhang@konkuk.ac.kr

July 2021

Abstract.
We have investigated the effect of an Al$_2$O$_3$ passivation layer on the performance of few-layer WS$_2$ FETs. While the performance of WS$_2$ FETs is often limited by a substantial decrease in carrier mobility owing to charged impurities and a Schottky barrier between the WS$_2$ and metal electrodes, the introduction of an Al$_2$O$_3$ overlayer by atomic layer deposition (ALD) suppressed the influence of charged impurities by high-$\kappa$ dielectric screening effect and reduced the effective Schottky barrier height. We argue that n-doping of WS$_2$, induced by positive fixed charges formed at Al$_2$O$_3$/WS$_2$ interface during the ALD process, is responsible for the reduction of the effective Schottky barrier height in the devices. In addition, the Al$_2$O$_3$ passivation layer protected the device from oxidation, and maintained stable electrical performance of the WS$_2$ FETs over 57 days. Thus, the atomic layer deposition of Al$_2$O$_3$ overlayer provides a facile method to enhance the performance of WS$_2$ FETs and to ensure ambient stability.

Submitted to: Nanotechnology

Keywords: WS$_2$, Al$_2$O$_3$, field effect transistor, dielectric screening, ambient stability, Schottky barrier

$^3$ These authors contributed equally to this work
1. Introduction

Two-dimensional van der Waals materials such as transition metal dichalcogenides (TMDC) and graphene have attracted considerable attention owing to their wide variety of electronic properties[1]. Among various TMDC, MoS$_2$ attracted the most attention due to its excellent electrical properties and robustness, and showed potential as a field-effect transistor (FET)[2, 3, 4] and photo-detector with high sensitivity[5, 6]. Interest in WS$_2$, another representative of semiconducting TMDC, has been raised in anticipation of higher carrier mobility than MoS$_2$. Because of a smaller effective mass, a higher mobility and on-current density than MoS$_2$ were expected for WS$_2$[7] and there have been considerable efforts to investigate WS$_2$-based FETs[8, 9].

Despite excellent theoretical mobility of WS$_2$, $\sim$250 cm$^2$V$^{-1}$s$^{-1}$ for the monolayer at room temperature[10, 11], the performance of WS$_2$ FETs is limited by three factors. Firstly, charged impurities such as chemical residue and gaseous adsorbates were shown to result in a substantial decrease in carrier mobility[12, 13, 14], similar to the case for MoS$_2$[15]. High-$\kappa$ oxide could reduce the effect of charged impurities by dielectric screening [16, 17, 18, 19, 20, 21, 22], and Cui et al.[14] reported the enhancement of the mobility in WS$_2$ FETs by using a thin Al$_2$O$_3$ dielectric layer between WS$_2$ and the SiO$_2$ substrate. Another limiting factor for the device performance is damage due to oxidation. Oxidation of WS$_2$ has been reported in many publications[23, 24, 25] and the degradation of WS$_2$ via oxidation under ambient conditions is a potential obstacle for application as FETs. Polymer, hBN or Ga$_2$O$_3$ encapsulation are reported to prevent the degradation in air[23, 26]. The last factor affecting the performance of FETs is the Schottky barrier and the contact resistance between WS$_2$ and electrodes. Achieving low contact resistance in WS$_2$ by simply using low work function metals is known to be difficult because the Fermi level tends to be pinned at charge neutrality level located in the middle of the bandgap[27, 28, 29, 30]. As an alternative approach, an ultrathin Al$_2$O$_3$ layer was inserted between the metal and WS$_2$ as a depinning layer [30] or heavy doping of WS$_2$ under the metal is reported to decrease the contact resistance[31, 32]. Heavy doping reduces the Schottky barrier width and enhances the electron tunneling through the barrier.

In this study, 30 nm-thick Al$_2$O$_3$ was used as the passivation layer of WS$_2$ FETs and the effect on the performance of devices was investigated. The introduction of an atomic layer deposited Al$_2$O$_3$ overlayer not only suppressed the influence of charged impurities by high-$\kappa$ dielectric screening but also reduced the effective Schottky barrier height and provided ambient stability for a longer period.

2. Experimental Methods

WS$_2$ was prepared by mechanical exfoliation on a 300 nm SiO$_2$/Si substrate. WS$_2$ samples were selected with thickness ranging from 3.5 to 12 nm, determined via atomic force microscopy (AFM). Seven WS$_2$ FETs were fabricated using conventional e-beam
Atomic layer deposited Al2O3 passivation layer for few-layer WS2 field effect transistors

lithography, followed by e-beam evaporation of Ti(5 nm)/Au(50 nm) contacts. Al2O3 layers were then grown on the WS2 FETs by using atomic layer deposition (ALD) at 200 °C. Before the ALD process, the WS2 devices were exposed to UV-O3 light for 3 minutes to functionalize the WS2 surface with weak sulfur-oxygen bonds to provide nucleation sites. The UV-O3 pre-treatment also removed any residual e-beam resist on the WS2 surface, ensuring uniform growth of Al2O3. For the ALD process, trimethylaluminum (TMA) and deionized water were used as precursors. 30 nm-thick Al2O3 was deposited by alternately injecting precursors and N2 gas (TMA/N2/H2O/N2 injections for 0.2/10/0.2/10 s) over 2 hours (300 cycles with a growth rate of 1 Å per cycle). Fig. 1(a) shows optical images of an exfoliated WS2 on SiO2 (upper) and the fabricated WS2 FET covered with Al2O3 film (lower). And Fig. 1(b) displays an AFM image (upper) of the WS2 FET and the AFM height profiles (lower) along the red line indicated in the AFM image. The height profiles of WS2 over the SiO2 substrate, recorded before and after the Al2O3 deposition, exhibit almost the same thickness difference of 3.5 nm, indicating the uniform growth of Al2O3 over the surface. Fig. 1(c) presents a typical cross-sectional transmission electron microscope (TEM) image of WS2 capped with Al2O3.

3. Results and Discussion

Fig. 1(d) displays the transfer characteristics of the WS2 device shown in Fig. 1(a), measured at room temperature in vacuum before and after the Al2O3 deposition. The WS2 transistor characterized before the Al2O3 deposition exhibits a large clockwise hysteresis caused by charge traps such as residual e-beam resist and water molecules. By introducing the Al2O3 capping layer on WS2, the hysteresis is suppressed and the carrier mobility, estimated from the slope of the transfer curves in the on-current regime, is enhanced from 0.4 to 22 cm2V−1s−1. In addition, the on-off current ratio increased from 103 to 106 and the subthreshold swing decreased from 2.07 V/dec to 1.25 V/dec. During the ALD process, the moisture on the WS2 surface may react with TMA to form Al2O3, and high-κ dielectric screening reduces the effect of the charged impurities, resulting in the suppression of hysteresis and the enhancement of the mobility and better performance of the WS2 FET. On the other hand, we note the threshold voltage was negatively shifted after introducing the Al2O3 overlayer. It is common in Al2O3 that interface traps exist at the Al2O3/WS2 interface and they are usually positively charged, leading to the negative shift of threshold voltage via electrostatic doping of WS2. Later, we show the doping effect decreases the contact resistance between the metal electrodes and WS2, and contributes to the enhancement of the performance of transistor. Similar changes in transfer characteristics are observed for all 7 WS2 FETs investigated. In Fig. 1(e), mobility enhancement is summarized for the 7 devices (3.5 to 12 nm in thickness) labelled from a to g. The mobility increased after the deposition of Al2O3, regardless of the thickness of WS2. On average, the mobility at room temperature increased from 9.4 to 38 cm2V−1s−1 with the Al2O3 capping layer. On the other hand,
Atomic layer deposited Al$_2$O$_3$ passivation layer for few-layer WS$_2$ field effect transistors

Figure 1. (Color online) (a) Optical images of (Upper) an exfoliated WS$_2$ on SiO$_2$ and (Lower) the fabricated WS$_2$ FET capped with Al$_2$O$_3$. (b) (Upper) AFM image of the WS$_2$ FET and (Lower) AFM height profiles before (black) and after (red) the Al$_2$O$_3$ deposition along the red line indicated in the AFM image. (c) A typical cross-sectional TEM image of WS$_2$ with Al$_2$O$_3$. (d) Drain current per unit width versus gate voltage for a WS$_2$ FET before and after Al$_2$O$_3$ deposition measured in a vacuum at room temperature. Source-drain bias voltage, V$_{\text{bias}}$, of 1 V is applied. (e) Summary of mobility enhancement for 7 WS$_2$ FETs labelled from a to g. The images and the transfer characteristics shown in (a), (b) and (d) are from the sample a, marked with a star. (f) Output characteristics of a WS$_2$ FET (sample a) with Al$_2$O$_3$.

A clear relationship between thickness and mobility was not found. Charge transport in WS$_2$ FETs was dominated by extrinsic factors such as charged impurities, and the extracted mobilities (w/o Al$_2$O$_3$) varied between 0.3 and 50 cm$^2$V$^{-1}$s$^{-1}$ depending on the level of impurities. When the device was fabricated with fewer impurities, a much larger mobility resulted as seen from the sample e. With the Al$_2$O$_3$ passivation layer, the mobility was not only enhanced but also varied much less, between 5 and 70 cm$^2$V$^{-1}$s$^{-1}$. The observed mobility of 70 cm$^2$V$^{-1}$s$^{-1}$ is slightly larger than previously reported room-temperature mobility of few-layer WS$_2$ FETs. Chloride molecular doping [31] or LiF doping [32] enhanced the mobility of few-layer WS$_2$ up to 60 and 34.7 cm$^2$V$^{-1}$s$^{-1}$, respectively, by reducing the contact resistance. Inserting a thin Al$_2$O$_3$ layer between the metal and WS$_2$ as a depinning layer resulted in enhanced mobility of 10 cm$^2$V$^{-1}$s$^{-1}$ [30]. Fig. 1(f) shows the output characteristics of the WS$_2$ device with Al$_2$O$_3$.

To further understand the mechanisms that limit the mobility of WS$_2$ FETs capped with Al$_2$O$_3$, we have investigated the temperature(T) dependence of the transfer curves. Figs. 2(a) and 2(b) present the transfer characteristics of the WS$_2$ transistor on a linear
Atomic layer deposited Al₂O₃ passivation layer for few-layer WS₂ field effect transistors

Figure 2. (Color online) (a), (b) Transfer characteristics of the WS₂ transistor measured between 80 and 340 K at $V_{\text{bias}} = 1$ V and 10 mV, respectively. The threshold voltage was adjusted to be located at $\tilde{V}_G = 0$ V in order to better investigate the temperature dependence of the WS₂ FET. (c) Temperature dependence of field-effect mobility for the WS₂ FET at different source-drain bias voltages. (d) Temperature dependence of mobility at $V_{\text{bias}} = 1$ V (hollow red circles) and the fitted electron mobility (dashed line). The fitted mobility combines contributions from optical phonons (green), acoustic phonons (blue), and impurities (purple).

We note the $T$-dependences of the transfer curves are distinct depending on applied $V_{\text{bias}}$. When $V_{\text{bias}} = 1$ V, the drain current $I$ decreases with $T$, presenting metallic behavior for gate voltages $\tilde{V}_G > 30$ V. The Ioffe-Regel criterion predicts a metal-insulator transition at $k_F \cdot l \sim 1$, with the Fermi wavevector $k_F = \sqrt{2\pi n}$ and mean free path $l = \hbar k_F \sigma / ne^2$ for 2D semiconductors. Here $n$ is the carrier density and $\sigma$ is the conductivity with $\hbar$ being Planck’s constant and $e$ being the elementary charge. For our few-layer WS₂ device, we obtain $k_F \cdot l \sim 0.5$, slightly lower than 1. The lower value of 0.5 could be due to the Schottky barrier formed between the metal electrode and WS₂ as the contact resistance results in a smaller $\sigma$, thereby a smaller $l$ in our estimation. When a low $V_{\text{bias}}$ of 10 mV is applied, the Schottky...
Atomic layer deposited Al₂O₃ passivation layer for few-layer WS₂ field effect transistors

barrier becomes dominant in electrical transport and exhibits insulating behavior for all gate voltages (Fig. 2(b)). Fig. 2(c) displays the temperature dependence of the field-effect mobility extracted from the transfer curves measured at various drain bias voltages. At \( V_{\text{bias}} = 1 \, \text{V} \), the mobility follows \( \mu \sim T^{-\gamma} \) with the exponent \( \gamma = 0.93 \) and saturates below \( \sim 150 \, \text{K} \). Considering only the effect of phonon scattering in monolayer WS₂ devices, theory suggests a temperature dependence of mobility with \( \gamma = 0.99 - 1.28 \) [36]. Experimentally, \( \gamma = 0.73, 1.75 \) were reported for mono and bi-layer WS₂ devices on SiO₂ substrates, respectively [14] and 1.15 for a few-layer WS₂ device [37]. Our results are in general consistent with previous studies, but we report a slightly lower gamma of 0.93. Suppression of the out-of-plane phonon mode by the presence of the Al₂O₃ capping layer could be responsible. On the other hand, as we decrease \( V_{\text{bias}} \) below 100 mV, the temperature dependence of the mobility presents different behavior. At \( V_{\text{bias}} = 10 \, \text{mV} \), the role of the Schottky barrier becomes dominant and the extracted mobility decreases with decreasing temperatures. Before we discuss the Schottky barrier in the device, we focus on the charge scattering mechanism in our WS₂ FETs. Fig. 2(d) shows the temperature dependence of mobility at \( V_{\text{bias}} = 1 \, \text{V} \) and we fit the data including scattering contributions from optical phonons, acoustic phonons and charged impurities. Using Mathiessen’s rule, the total mobility is given by \( \mu^{-1} = \mu_{\text{op}}^{-1} + \mu_{\text{ac}}^{-1} + \mu_{\text{imp}}^{-1} \), combining three contributions. Here we neglect the contribution from the contact resistance \( R_c \), as we estimate \( R_c \) to be less than 4% of the total resistance at \( V_{\text{bias}} = 1 \, \text{V} \) (see supplementary information). The temperature dependence of optical phonon scattering can be described by the equation

\[
\mu_{\text{op}} = \left( \frac{4\pi\varepsilon_0\varepsilon_p\hbar^2}{e^2 m^* t} \right) \left[ \exp \left( \frac{\hbar\omega}{k_B T} \right) - 1 \right]
\]

where \( \hbar \omega \) is the optical phonon energy, \( m^* \) is the effective electron mass, \( t \) is the crystal thickness, and \( 1/\varepsilon_p = 1/\varepsilon_{\infty} - 1/\varepsilon_s \) with \( \varepsilon_{\infty} \) and \( \varepsilon_s \) being the high frequency and static dielectric constant, respectively [38]. The acoustic phonon scattering was calculated using following equation:

\[
\mu_{\text{ac}} = \frac{e\hbar^3 \rho \nu}{D m^* k_B T}
\]

where \( \rho \) is the crystal density, \( D \) is the deformation potential, and \( \nu \) is velocity of the acoustic phonon. To fit our data, an effective mass of 0.45 \( m_e \) was used, and other parameters were obtained from the literature [39]. The temperature dependence of the mobility from the measurement agrees well with the fitted mobility. The optical phonon limits the mobility near room temperature, resulting in \( \mu \sim T^{-0.93} \) as seen in the Fig. 2(c). On the other hand, for low \( T \) below 150 K, contribution from impurities dominated and the mobility saturated. Impurity limited mobility (\( \mu_{\text{imp}} \)) can be extracted from the fitting result. For the device with an Al₂O₃ overlayer, \( \mu_{\text{imp}} \sim 60 \, \text{cm}^2\text{V}^{-1}\text{s}^{-1} \) is extracted, while for a device without the Al₂O₃ overlayer \( \mu_{\text{imp}} \sim 10 \, \text{cm}^2\text{V}^{-1}\text{s}^{-1} \) is estimated (data not shown). This indicates that Al₂O₃, a high-\( \kappa \) oxide, indeed reduces the influence of charged impurities by the dielectric screening effect.
Atomic layer deposited Al$_2$O$_3$ passivation layer for few-layer WS$_2$ field effect transistors

Figure 3. (Color online) (a) Thermal activation energy $E_a$ as a function of gate voltage extracted from the Arrhenius plots of the conductance (inset). (b) Extracted effective Schottky barrier height as a function of gate voltage by using the Schottky diode equation from the inset which shows $\ln(I_0/T^2)$ versus $1000/T$ for different $V_G$. (c) Schematic diagram of the Schottky barrier for devices without Al$_2$O$_3$ overlayer(upper) and with Al$_2$O$_3$ overlayer(lower) at $V_G = 0$ V.

We now turn our attention to the Schottky junction formed in our device, and to the data obtained at $V_{bias} = 10$ mV, where the Schottky junction plays an important role in the electrical transport. The inset of fig. 3(a) shows the Arrhenius plot of conductance $G$ for various gate voltages. The activation energy can be extracted by fitting the conductance with the expression $G(T) = G_0 e^{-E_a/k_B T}$, where $G_0$ is constant and $E_a$ is the activation energy with $k_B$ being the Boltzmann constant. The extracted activation energy is displayed in Fig. 3(a) and $E_a$ decreases with increasing gate voltage. As mentioned earlier, positive fixed charges are formed at the Al$_2$O$_3$/WS$_2$ interface and n-doping to the WS$_2$ is induced. Owing to the enhanced n-doping, the Fermi-level is located near the conduction band edge and $E_a$ ranges between 100 and 32 meV in our
Atomic layer deposited Al$_2$O$_3$ passivation layer for few-layer WS$_2$ field effect transistors

gate-voltage window. $E_a$ decreases with $V_G$ as the Fermi level further approaches the conduction band. However, while the transistor already turned on at $V_G = 30$ V, the activation energy of $\sim 40$ meV remained, possibly due to the presence of the Schottky barrier. Recall that the same device showed metallic behavior for $\tilde{V}_G > 30$ V when a $V_{bias}$ of 1 V, which is large enough to overcome the barrier, is applied (Fig. 2(a)). In order to extract the effective Schottky barrier height $\phi_B$, we used the Schottky diode equation.

$$I = AA^*T^2\exp\left(-\frac{\phi_B}{k_BT}\right)\left[\exp\left(\frac{eV_{bias}}{\eta k_BT}\right) - 1\right] \quad (3)$$

, where $A$ is the area of the Schottky junction and $A^*$ is the Richardson constant, with $\eta$ being the ideality factor. Inset of Fig. 3(b) shows ln($I_0/T^2$) versus 1000/$T$ for different $V_G$, where $I_0 = AA^*T^2\exp\left(-\frac{\phi_B}{k_BT}\right)$. From the slope, $\phi_B$ (square) is extracted and displayed as a function of the gate voltage in Fig. 3(b). The effective Schottky barrier height decreases from 105 meV to 10 meV with increasing $V_G$ from 0 to 50 V. For comparison, $\phi_B$ (circle) is extracted for a device without the Al$_2$O$_3$ capping layer. Flat-band Schottky barrier height ($\phi_{FB}$) is estimated to be 280 meV (see dashed line in Fig. 3(b)), comparable to 240 meV from the previous study for a Ti electrode[29]. We find the effective Schottky barrier height is much lower for the device with the Al$_2$O$_3$ capping layer at the same gate voltage. Positive fixed charges formed at the Al$_2$O$_3$/WS$_2$ interface induce n-doping to the WS$_2$ and make the Schottky barrier thinner for the device with the Al$_2$O$_3$ overlayer, as illustrated in Fig. 3(c). Owing to the thinner barrier, the current can flow via thermionic-field emission in addition to the traditional thermionic emission[40], resulting in the lower effective Schottky barrier for WS$_2$ FETs with an atomic layer deposited Al$_2$O$_3$ passivation layer.

Lastly, we have investigated the ambient stability of WS$_2$ transistors capped with Al$_2$O$_3$. Figs. 4(a) and 4(b) present transfer curves and the extracted field-effect mobility of the WS$_2$ FET (sample a) at room temperature, recorded between 2 days and 57 days after the deposition of Al$_2$O$_3$. Over the period, transfer curves and the extracted field-effect mobility remained stable as shown in Fig. 4(b). On the contrary, clear degradation is observed for WS$_2$ FETs without the Al$_2$O$_3$ overlayer. Figs. 4(c) and 4(d) display transfer curves and the extracted mobility of a 7.5 nm thick WS$_2$ FET at room temperature, recorded for 19 days. It is known that sulfur on WS$_2$ detaches from the WS$_2$ surface in air and the surface gradually changes to WO$_x$ over time, consequently increasing the resistance (where $x \leq 3$)[24, 25]. Over 19 days, WS$_2$ gradually oxidized and the mobility of the WS$_2$ FET decreased significantly from 6.5 to 1.0 cm$^2$V$^{-1}$s$^{-1}$, as seen in Fig. 4(d).

4. Conclusion

In summary, we have investigated the effect of an Al$_2$O$_3$ passivation layer on the performance of few-layer WS$_2$ FETs. The performance of WS$_2$ FETs is limited mainly
Atomic layer deposited Al$_2$O$_3$ passivation layer for few-layer WS$_2$ field effect transistors

Figure 4. (Color online) (a) Transfer curves of the WS$_2$ transistor (sample a) recorded at 2 and 57 days after the deposition of Al$_2$O$_3$ at room temperature. (b) Extracted electron mobility of the WS$_2$ transistor versus the time after the Al$_2$O$_3$ passivation. (c) Transfer curves of a 7.5 nm thick WS$_2$ transistor without the Al$_2$O$_3$ overlayer at room temperature over time. (d) Extracted mobility of the WS$_2$ transistor without the passivation layer for 19 days.

by three factors; (1) substantial decrease in carrier mobility originating from charged impurities, (2) the Schottky barrier and the contact resistance between WS$_2$ and electrodes, (3) oxidation of WS$_2$ under ambient conditions. Our investigation shows that atomic layer deposition of an Al$_2$O$_3$ overlayer provides a facile method to enhance the performance of WS$_2$ FETs, dealing with all three issues mentioned above. Introducing the Al$_2$O$_3$ passivation layer resulted in the enhancement of field-effect mobility (20~60 cm$^2$V$^{-1}$s$^{-1}$ at room $T$), subthreshold swing, and on-off current ratio by the high-$\kappa$ dielectric screening effect. In addition, during the ALD process the WS$_2$ FET is largely n-doped by the positive fixed charges formed at the Al$_2$O$_3$/WS$_2$ interface, and the doping effect reduces the effective Schottky barrier via thermionic-field emission. Lastly, the Al$_2$O$_3$ passivation layer protects the device from oxidation, ensuring that the electrical properties of WS$_2$ FETs remain stable over the 57 days studied. This simple introduction of an Al$_2$O$_3$ overlayer can be useful for the application of WS$_2$ devices.
Atomic layer deposited Al₂O₃ passivation layer for few-layer WS₂ field effect transistors

Acknowledgments

This paper was supported by Konkuk University in 2016.

References

Atomic layer deposited Al$_2$O$_3$ passivation layer for few-layer WS$_2$ field effect transistors


[38] Laturia A, Van de Put M L and Vandenberghe W G 2018 npj 2D Materials and Applications 2 1–7


[40] Chiu F C 2014 Advances in Materials Science and Engineering 2014