THE UNIVERSITY *of* EDINBURGH

Edinburgh Research Explorer

A SPAD-Based QVGA Image Sensor for Single-Photon Counting and Quanta Imaging

Citation for published version:

Dutton, N, Gyongy, I, Parmesan, L, Gneccchi, S, Calder, N, Rae, B, Pellegrini, S, Grant, LA & Henderson, R 2015, 'A SPAD-Based QVGA Image Sensor for Single-Photon Counting and Quanta Imaging', *IEEE Transactions on Electron Devices*, vol. 63, no. 1, pp. 189-196. <https://doi.org/10.1109/TED.2015.2464682>

Digital Object Identifier (DOI):

[10.1109/TED.2015.2464682](https://doi.org/10.1109/TED.2015.2464682)

Link:

[Link to publication record in Edinburgh Research Explorer](#)

Document Version:

Peer reviewed version

Published In:

IEEE Transactions on Electron Devices

General rights

Copyright for the publications made accessible via the Edinburgh Research Explorer is retained by the author(s) and / or other copyright owners and it is a condition of accessing these publications that users recognise and abide by the legal requirements associated with these rights.

Take down policy

The University of Edinburgh has made every reasonable effort to ensure that Edinburgh Research Explorer content complies with UK legislation. If you believe that the public display of this file breaches copyright please contact openaccess@ed.ac.uk providing details, and we will remove access to the work immediately and investigate your claim.

A SPAD-based QVGA Image Sensor for Single Photon Counting and Quanta Imaging

Neale A.W. Dutton, *Member, IEEE*, Istvan Gyongy, Luca Parmesan,
Salvatore Gnecci, Neil Calder, *Member, IEEE*, Bruce R. Rae, *Member, IEEE*, Sara Pellegrini,
Lindsay A. Grant, *Member, IEEE*, and Robert K. Henderson, *Member, IEEE*

Abstract— A CMOS SPAD-based QVGA image sensor with $8\mu\text{m}$ pixel pitch and 26.8% fill factor is presented. The combination of analogue pixel electronics and scalable shared-well SPAD devices facilitate high resolution, high fill-factor SPAD imaging arrays exhibiting photon shot noise limited statistics. The SPAD has 47CPS dark count rate at 1.5V excess bias (EB), 39.5% photon detection probability at 480nm and minimum 1.1ns dead time at 1V EB. Analogue single photon counting imaging is demonstrated with maximum 14.2mV/SPAD event sensitivity and 0.06e- minimum equivalent read noise. Binary Quanta Image Sensor (QIS) 16kFPS real-time oversampling is shown, verifying single photon QIS theory with 4.6x over-exposure latitude and 0.168e- read noise.

Index Terms— CMOS single photon avalanche diode (SPAD), charge transfer amplifier (CTA) counter, quanta image sensor (QIS), single photon counting (SPC), switched current source (SCS) counter.

I. INTRODUCTION

CMOS SPAD-based sensors capture optical signals with single photon sensitivity and picosecond temporal resolution. Applications of these devices include Time of Flight (ToF) 3D vision and LIDAR [1], [2], Fluorescence Lifetime Imaging Microscopy (FLIM) [3], Positron Emission Tomography (PET) [4], and imaging of ultra-fast physical processes such as light in flight [5]. Despite the single photon sensitivity of individual SPAD devices, it has hitherto been challenging to assemble SPAD pixel arrays with sufficient resolution and fill-factor to realize low-light CMOS Image Sensors (CIS). Meanwhile, consumer and scientific CIS have made steady progress, towards the photon counting regime, through increasing pixel conversion gain and optimized readout schemes [6]. Although CIS with sub one electron ($1e^-$) noise have been reported recently [7], [8], the conditions for

Fig. 1. Photomicrograph of the SPAD-based QVGA imager with inset zoom of the pixel array and layout sketch of the shared-well SPAD structure.

single photon counting (read noise of $0.3e^-$ [9] down to $0.15e^-$ [6]) have yet to be achieved. In 2005, Fossum projected these CIS trends of sub-electron read noise, sub-micron pixel pitch, multi-megapixel resolution and highly oversampled frame rates towards a Quanta Image Sensor (QIS) [10]. The pixel concept of the QIS (“jot”) demands a nano-scale single photon sensitive device exhibiting a binary state. Although SPADs were considered as jot candidates, device scaling issues towards nanometre pitch precluded further investigation [9].

In this paper we demonstrate that analogue pixel electronics and scalable shared-well SPAD devices can be combined to assemble high resolution, high fill-factor pixel arrays exhibiting photon shot noise limited statistics. In a binary operation mode the pixel array offers a look-ahead to the properties of future QIS and a number of recent theoretical results are confirmed experimentally [9]. We present a detailed overview of a 320×240 , $8\mu\text{m}$ pitch, 26.8% fill factor SPAD-based image sensor fabricated in ST Microelectronics 130nm imaging CMOS technology (Fig. 1). In this paper we provide a more detailed treatment to the sensor than first presented in [11]. We begin with a review of SPAD-based image sensors and explain the dual modes of operation of this sensor’s SPAD pixel as both an analogue counter and a single bit memory. The device architecture and operation of the readout are described. Finally, single photon counting results are shown along with fast QIS image capture.

Paper first submitted on 28th February 2015. This work is fully supported by STMicroelectronics’ Imaging Division.

N.A.W. Dutton, L. Parmesan and S.Gnecci are jointly with STMicroelectronics, Imaging Division, Edinburgh UK (Email: neale.dutton@st.com) and with the CMOS Sensors and Systems Group, The University of Edinburgh, Edinburgh, UK. I. Gyongy, N.Calder, and R.K. Henderson are with The University of Edinburgh.

B.R.Rae, S.Pellegrini and L.A.Grant are with STMicroelectronics, Imaging Division, UK

The research leading to these results has received funding from the European Research Council under the EU’s Seventh Framework Programme (FP/2007-2013) / ERC Grant Agreement n.339747

Fig. 2. Pixel pitch versus optical fill factor for CMOS SPAD-based image sensor and DSiPM/line sensor pixels.

II. SPAD IMAGE SENSOR PIXELS

Rochas et al. first reported SPADs in CMOS and subsequently the first fully integrated CMOS SPAD array [12], [13]. Many SPAD sensor architectures have been demonstrated since, in different forms (single point detectors, line sensors, large array photo-multipliers and image sensors) with a plethora of pixel designs. Unlike CISs with the APS-based readout, no single SPAD-based pixel architecture has become dominant. Such image sensors have a different set of design constraints to SPAD-based Digital Silicon Photo-Multipliers (DSiPM) or line sensors. All DSiPM pixels and some line sensor pixels have high fill factor arrays by placing only quench/recharge and addressing circuitry in pixel, such as [14]–[17] and so these are not further considered in this paper. We consider SPAD-based image or line sensors that have the additional in-pixel capability to capture, measure and store a photonic event. A review of the three categories of SPAD imager pixels follows: all-digital, single-bit memory, and analogue. The pixels highlighted in this section are graphed in Fig. 2 in terms of Pixel Pitch (PP) versus Fill Factor (FF) against this work. A range of SiPM pixels are plotted alongside for comparison.

A. All-Digital SPAD Pixels

SPADs, when connected through an inverter, become a true digital imaging pixel with an application specific time conversion or counting circuit; each photon immediately represented as a digital pulse whose leading edge signals the photon's time of arrival with picosecond precision. The first demonstrated was a flash Time to Digital Converter (TDC) pixel with a bump-bonded discrete SPAD [18]. The first fully monolithically integrated all-digital pixel for TOF was in a 60x48 array with 85μm PP and 0.5% FF with two 8-bit up/down counters [19]. Three architectures of digital SPAD pixel for time-resolved FLIM were developed concurrently [20]–[22]: a flash Time to Digital Converter (TDC), a Time to Analogue Converter (TAC) and analogue counter with in-pixel single-slope ramp ADC, and a gated ring oscillator TDC. All three comprise a 32x32 array at 50μm PP with 1.6% FF, with maximum 488 photons/pixel/sec. The array was expanded to 160x128 in [23]. The first in-pixel delta-sigma TDC was implemented in a 44.65μm PP at 3.1% FF for ITOF

Fig. 3. Simplified circuit diagrams of the operation of two analogue counter implementations: (a) the charge transfer amplifier and (b) the switched current source.

3D ranging at 128x96 resolution [2]. A number of TDC-based and counter pixels have recently been demonstrated at 150μm pixel pitch with maximum 4% fill factor and low dark count rate (DCR) noise [24]–[27]. In a monolithic image sensor, the area overhead of the in-pixel digital logic significantly limits the FF of these SPAD-based image sensors to a few percent. This low FF can be partially mitigated by micro-lensing [28] yet the large pitch still remains, which precludes high spatial resolution imaging arrays. Chip-stacking technology offers a promising solution to this limitation [29].

B. Single Bit Memory Pixels

The minimum digital in-pixel logic to capture one SPAD event, is a single bit dynamic or static memory. A SPAD event switches the state of the in-pixel memory within a time-gated exposure window. However, this limits the full well of the pixel to one event (a photon or a dark event) and requires an external frame store to build up a digital image. Such SPAD pixels offer the first practical step toward realising the digital film sensor or QIS concept proposed in [9], [10]. The first example of this time-gated binary pixel architecture combines a SPAD, an inverter, a time gate and a static memory cell for time-gated FLIM in a 128x128 array at 25μm pitch [30] and scaled to a 512x128 array [31]. The 12T NMOS-only pixel uses a NMOS SRAM to avoid hot well spacing rules. The downside is static power consumption during operation. The SRAM consumption scales linearly with array size making it impractical for very high resolution imaging arrays.

C. Analogue Pixels

Recent research has investigated two analogue pixel approaches for high resolution SPAD-based image sensors: TAC pixels for Time Correlated Single Photon Counting (TCSPC) imagers and analogue counters for time-gated Single Photon Counting (SPC) imagers [32], [33]. Fig. 3 illustrates the two different methods of analogue counting: Switched Current Source (SCS) and Charge Transfer Amplifier (CTA). A time gated SPAD pixel using a SCS analogue counter was reported for ITOF [34]. The pixel was implemented in a line sensor format of 64x1 pixels, at a PP of 38x180μm, 0.3% FF, with 25 CMOS transistors. The first example with ≤ 10 T in pixel using a SCS counter achieved ~ 140 mV per SPAD event in 30μm PP with 8.7% FF [35] [36]. Although the use of three PMOS in the pixel limits attaining a higher fill factor. In a

Fig. 4. (a) Image sensor block diagram. (b) Binary column parallel readout diagram. (c) Comparator schematic from binary readout. (d) Analogue CDS column buffer. (e) 9T NMOS-only SPAD-based pixel schematic.

further example, a 32×32 array was implemented with $25\mu\text{m}$ pitch SCS single photon counting pixels at a notable 20.8% FF [37][38]. The 12T pixel circuit was the first example of a pixel employing only NMOS-only transistors to achieve high FF. A front end gating circuit generates a picosecond duration input pulse removing the SCS dependence on SPAD dead time. An NMOS-only inverter has static power consumption making it unsuitable for a scaling to larger arrays. This same group published 40 pixel linear test arrays with both SCS and CTA trials, replacing the NMOS inverter with CMOS devices in [39], [40]. The PP and FF are estimated at $40 \times 20\mu\text{m}$ at 10% FF. As a pre-cursor to this work, an NMOS-only 11T hybrid counter architecture combining a CTA and SCS was presented in [32] achieving $9.8\mu\text{m}$ pitch at 3.1% FF. That CTA pixel is redesigned here, reducing to 9T and implementing SPAD well sharing to achieve $8\mu\text{m}$ PP at 26.8% FF. Individually [32], and [39], [40] all conclude that CTAs have lower variability reporting $\leq 2\%$ PRNU, versus SCS $\geq 8\%$ PRNU.

III. IMAGE SENSOR OVERVIEW

A. SPAD-based Pixel

This section details the operation of the hybrid CTA and SCS analogue counter pixel shown in Fig 4(e). The SPC operation is intended to function in either CTA mode, with small voltages steps (μV to mV range) and a resulting large full well, or SCS mode with large voltage steps (100's mV to V's) and a small full well. In CTA mode, the pixel counter response is bias controllable (as detailed in [32]) using the V_s bias voltage and can be expressed as follows:

$$\Delta V_C = \left(\frac{C_P}{C_T}\right) \cdot (V_{EB} - V_S - V_{TM5}) \quad (\text{Eq.1})$$

Where C_P is the parasitic capacitance between M5 and M6, C_T is the total capacitance of the capacitor MC and V_{EB} is the excess bias of the SPAD (assuming that across the time gate switch M2, $V_{EB} < V_{\text{TIMEGATE}} - V_{TM2}$). By the propagation of errors theorem, the pixel to pixel variability is:

$$\frac{\sigma_{\Delta V}}{\Delta V} = \sqrt{\left(\frac{\sigma_{C_P}}{C_P}\right)^2 + \left(\frac{\sigma_{C_T}}{C_T}\right)^2 + \left(\frac{\sqrt{(\sigma_{V_{EB}})^2 + (\sigma_{V_{TM5}})^2}}{V_{EB} - V_S - V_{TM5}}\right)^2} \quad (\text{Eq.2})$$

Where V_S is assumed to be a constant. In SCS mode, M5 is a source follower and M6 is a current source, both here considered only in the saturation region. The equation for the voltage step to first order is:

$$\Delta V_C = \left(\frac{\tau_D}{C_T}\right) \cdot \left(\frac{\beta_{M5}}{2} \cdot (V_{GSM5} - V_{TM5})^2 \cdot (1 + \lambda V_{DSM5})\right) \quad (\text{Eq.3})$$

Where the dead time τ_D is expressed as:

$$\tau_D = \left(\tau_Q + \frac{C_{SPAD} \cdot V_{EB}}{\frac{\beta_{M1}}{2} \cdot (V_Q - V_{TM1})^2}\right) \quad (\text{Eq.4})$$

Where τ_Q is the rise time or quenching period of the SPAD avalanche. On the other hand, the SCS pixel to pixel variability is described in the following expressions:

$$\frac{\sigma_{\Delta V}}{\Delta V} = \sqrt{\left(\frac{\sigma_{C_T}}{C_T}\right)^2 + \left(\frac{\sigma_{I_{DSM5}}}{I_{DSM5}}\right)^2 + \left(\frac{\sigma_{\tau_D}}{\tau_D}\right)^2} \quad (\text{Eq.5})$$

Where the second two terms are expanded as:

$$\frac{\sigma_{I_{DSM5}}}{I_{DSM5}} = \frac{\sigma_{\beta_{M5}}}{\beta_{M5}} + \frac{\sigma_{V_{EB}}}{V_{EB}} + \frac{\sigma_{V_{TM5}}}{V_{TM5}} \quad (\text{Eq.6})$$

Fig. 5. Timing diagrams: (a) – (c) Analogue single photon counting readout. (d) – (e) Digital 1b ‘QIS’ readout.

$$\frac{\sigma_{\tau D}}{\tau_D} = \sqrt{\left(\frac{\sigma_{CSPAD}}{C_{SPAD}}\right)^2 + \left(\frac{\sigma_{VEB}}{V_{EB}}\right)^2 + \dots} \quad \left(\sqrt{\left(\frac{\sigma_{\beta}}{\beta_{M1}}\right)^2 + \left(\frac{\sigma_{VTM1}}{V_{TM1}}\right)^2}\right)^2 \quad (\text{Eq.7})$$

It is apparent from these expressions that the SCS mode inherently suffers from greater variability, yet with a higher achievable voltage step range (with control of either SPAD dead time or V_{GSM5}). As a result, the SCS is used only as a dynamic memory for digital single bit operation and the CTA mode for analogue single photon counting. The use of NMOS dynamic memory removes the scalability limit and static power consumption of NMOS-only SRAM.

B. Image Sensor

Fig. 4 illustrates the image sensor, pixel, and readout. The pixel (Fig.4(e)) analogue integrator structure consists of M5 dynamic source follower, discharge transistor M6 and poly capacitor (cap) MC. The counter voltage is output via the conventional NMOS CIS APS readout of M7 source follower, M8 read select and M4 reset, the 3T structure proposed in [41] following Noble’s classic array readout paper [42]. The image sensor has two distinct readout mechanisms: single channel sequential-read analogue CDS, and column parallel single bit flash A/D conversion. Column parallel CDS sample and hold stages (Fig.4(d)) perform conventional APS row-wise sampling. Each of these CDS column buffers is sequentially scanned out using a single channel analogue bus through two single-ended op-amp buffers to an off-chip differential ADC. The buffer crowbar switch implements the delta-difference sampling (DDS) VFPN minimization technique described in [41].

Furthermore, the single bit digital readout is designed to operate the sensor, as a digitally oversampled binary image sensor, continuously at kFPS. The column-parallel coarse flash conversion and single bit digital readout are intended to function with the pixel biased in SCS mode with the highest counter step size. This operates the pixel as a time-gated

Fig. 6. Five bit QIS frame image consisting of 32 oversampled field images.

photon triggered dynamic memory. In this condition, the noise mechanisms and offsets (kT/C noise, source follower 1/f noise, source follower V_t variation, etc) are much lower in magnitude than the signal, and once input referred, these transistor based noise sources are rendered insignificant. Hence the need for CDS is removed and the data conversion is performed in a single step. Single flash sampling (with no reset sample) allows the row line time to be much shorter than conventional CIS line timing in the region of 100’s of ns, as the column does not need to settle twice per row plus the reset time. Incomplete settling of the column lines is permissible, although may lead to higher conversion errors. The schematic of the differential single bit dynamic latched comparator is shown in Fig. 4(c). The column bus is connected directly to the positive side of the NMOS input differential pair. A global voltage reference, from an off-chip DAC, is connected to the negative input of the comparator and is common to all columns. The single-bit comparator output is sampled into a 20b-length serialiser (Fig.4(b)). Each single bit binary image read out from the sensor is referred to as a field image. The

Fig. 7 (a) SPAD dead time versus quench bias. (b) SPAD photon detection probability. (c) QIS normalised density ‘D’ and noise versus normalised exposure ‘H’.

field image is streamed out across 16 serial outputs in 4800 clock cycles. Using a 76.8MHz clock, a field image is therefore transferred in 62.5 μ s with the sensor operating at 16kFPS with an output data rate of 1.22Gbps.

A nanosecond electronic shutter is created by one of two time-gate pulse generators. Two timing-balanced clock H-trees connect to the time gate row drivers. This row driver circuit selects one of the two time-gate pulses to drive onto each row of the imaging array. Other row drivers handle the row select and read signals, the pixel reset, and the time-gate disable function. Both the X and Y (row and column) addressing decoders are binary to ‘one hot’ thermometer code converters. The sensor is controlled by an FPGA which handles exposure control, pixel addressing, readout timing, QIS oversampling and manages the data pipeline to PC. Fig. 5 details timing diagrams of the two sensor modes from pixel to readout.

IV. QIS IMAGE FORMATION

As described by Fossum in [10], the QIS is an imaging array of photo-sensitive sites with single bit output, each site referred to as ‘a jot’. Binary field images (or jot bit planes) are oversampled, either spatially or temporally, to form a multi-bit intensity frame image, where each pixel is composed of a summation of jots. Aggregation is performed in a frame store, summing jot bit planes with a memory location per pixel to the required output bit depth – every doubling of bit depth halves the output frame rate. This has been shown through software post processing in [43], [44] and in a real time FPGA implementation using this image sensor in [11]. To capture the image in Fig. 6, 32 field images are continuously captured each with 2 μ s exposure time and temporally oversampled to form the shown image with 5-bit depth. It highlights the global shuttering of the field capture where blurring on the edge of the moving fan blades emanates from the temporal summation. It demonstrates that fast moving objects in a scene can be captured continuously using the 16kFPS frame rate single bit capture in conjunction with real-time oversampling.

V. EXPERIMENTAL RESULTS

A. SPAD Characterisation

The P-Well to shared Deep N-Well substrate-isolated SPAD is characterised in terms of dark noise, dead time, PDP and temporal jitter. The median Dark Count Rate (DCR) of the image sensor at room temperature is 47 Counts Per Second (CPS) median at 1.5V Excess Bias (EB), this has been improved from previous results in [11] by process improvement. The recharge time of the SPAD after an avalanche event is known as the SPAD ‘dead time’ as it is unresponsive to subsequent photons during this period. This is an intrinsic pile-up distortion mechanism and must be minimised. The advantage of low pixel pitch SPADs are that the diode capacitance is small, and fast recharge is attainable. The recorded dead-time data for three EBs, are plotted in Fig. 7(a) indicating that 1.1ns dead time is achieved with 1V EB. The Photon Detection Probability (PDP), the SPAD-equivalent of Intrinsic Quantum Efficiency (IQE), is measured and plotted in Fig. 7(b). The PDP is in keeping with previously published results with 39.5% peak at 480nm [45]. The integrated jitter with an 80ps 425nm laser impulse is 184.6ps FWHM, and subtracting the quoted laser driver jitter in quadrature yields 166.4ps FWHM.

B. Quanta Image Sensor Characterisation

The quanta imaging performance is captured with the sensor exposed to uniform constant illumination with 1V EB at VQ=1V (12ns dead time). The recorded bit plane density (‘D’) is calculated as those pixels registering a SPAD event, and normalized. Also, the exposure time ‘H’ is normalized using 3.7 μ s field exposure $\propto$ 1.0H. Fig.7(c) displays the measured ‘D’ versus ‘H’, and plotted alongside are the ideal ‘DlogH’ QIS line and an ideal linear line. The overexposure latitude is calculated at 4.6x, which matches QIS theory [9]. The lower graph shows the noise versus exposure, highlighting at lower exposures the sensor is photon shot noise limited, and at higher noise the shot noise is compressed as

Fig. 8. Measured QIS Signal to Noise Ratio

Fig. 9. Image sensor histogram at maximum CTA sensitivity 14.2mV per SPAD event, with 0.06e- equivalent read noise.

expected in a QIS. On average the sensor measures 0.17% higher noise than the ideal, representing a BER of 0.0017 and an equivalent read noise of 0.168e- using the equation in [10]. Fig. 8 demonstrates the measured Signal to Noise Ratio (SNR) of the sensor with 18dB SNR at 1.0H and 54dB SNR peak at 10.0H indicating the shot noise limited performance in the under-exposure region $<1.0H$ and shot noise compression in the overexposure region $>1.0H$ as predicted by QIS theory.

C. Single Photon Imaging

The off-chip 14b ADC temporal noise is measured as 167.3 μ V RMS. Read noise is measured at 916 μ V RMS. The dark FPN (1σ) of the sensor is 91 μ V HFPN, 80.6 μ V VFPN, and 99 μ V PPFPN. The maximum sensitivity in CTA mode is measured at 14.2mV per SPAD event and the histogram of the image sensor output in this condition is shown in Fig 9. The counter step size is bias controllable and the step size can be reduced to attain a higher maximum counting capability, or effectively a higher full well. However, this is to the detriment of read noise. Teranishi [6] describes the condition required for true electron counting at a maximum of 0.15e- read noise. Fossum [9] promotes that photon counting can be achieved with maximum 0.3e- read noise. With higher read noise, discrete single photon peaks cannot be accurately resolved. At the maximum sensitivity the effective full well is approximately 68 SPAD events with 0.06e- read noise. SPC imaging is achieved with this sensor at the 0.15e- input-

referred read noise limit with 6.1mV per SPAD event sensitivity or higher, with an effective full well of 163 counts. Moreover, a 0.3e- read noise limit is attained at 3.05mV per SPAD event or higher, with a higher effective full well of 327 counts.

To demonstrate single photon counting image capture of a calibration chart, the pixel array is biased in CTA mode, $V_S=0.15V$ and $V_G=0.7V$, and 3V EB with 5 μ s and 20 μ s exposure time in Fig. 10(a) and (b) respectively. The histograms of these images are shown below, indicating the discrete peaks of photon counting. To demonstrate global shutter imaging, a fast moving fan is captured under 400 and 5 lux illumination in Fig.10(c) and (d) respectively. The contrast of the four images has been scaled independently and they are captured with a 90° FOV, F#2.0 lens. The large FOV creates a fish eye distortion of the calibration chart in the images.

VI. CONCLUSION

This work demonstrates that compact layout of CMOS SPADs with analogue pixel electronics achieves a high spatial resolution image sensor with the highest fill factor of a SPAD-based image sensor pixel to date. The pixel design is scalable to megapixel arrays and is a candidate for the realization of stacked SPAD image sensors. Single photon sensitive imaging is realised in a hybrid of two imaging modalities: in a QIS mode with single photon full well at high frame rate, and with multi-photon full well with analogue counting.

The time-domain characterisation of the time-gating or shuttering will be reported in a future publication. The maximum frame-rate achievable with this sensor will be able to increase to an extent through timing optimization but is fundamentally limited by the number of IO channels. Greater numbers of output channels will increase the frame rate although the scaling of power consumption is a major concern in the QIS paradigm.

In binary image sensor operation, theoretical QIS DLogH intensity and noise characteristics are confirmed experimentally. Furthermore, images are shown, which demonstrate single photon counting imaging, with sub 0.15e- read noise and shot-noise limited statistics. In [9], [46] the concept of multi-photon QIS emerged and it is envisaged that the analogue CTA-based single photon counting in conjunction with fast binary readout will be employed to demonstrate this in future work.

REFERENCES

- [1] C. L. Niclass, A. Rochas, P. A. Besse, and E. Charbon, "A CMOS Single Photon Avalanche Diode Array For 3D Imaging," *ISSCC Dig. Tech. Papers*, 2004.
- [2] R. J. Walker, J. A. Richardson, and R. K. Henderson, "A 128 $\times$ 96 Pixel Event-Driven Phase-Domain $\Delta\Sigma$ -Based Fully Digital 3D Camera In 0.13 μ m CMOS Imaging Technology," *ISSCC Dig. Tech. Papers*, 2011.
- [3] S. P. Poland, N. Krstajić, R. K. Henderson, S. M. Ameer-Beg, et al. "A High Speed Multifocal Multiphoton Fluorescence Lifetime Imaging Microscope For Live-Cell FRET Imaging," *Biomed. Opt. Express*, vol. 6, no. 2, p. 277, 2015.
- [4] R. J. Walker, L. H. C. Braga, A. T. Erdogan, L. Gasparini, L. A. Grant, R. K. Henderson, N. Massari, M. Perenzoni, and D. Stoppa, "A 92k SPAD Time-Resolved Sensor in 0.13 μ m CIS Technology for PET/MRI Applications," in *Proc. Of IISW*, 2013.

Fig. 10 (a),(b) SPC images and histograms with lower than $0.15e^-$ read noise. (c),(d) Global shutter images are captured at 400 and 5 lux. The contrast of the four images is scaled independently. Defect correction has been applied to image (d).

- [5] G. Garipey, N. Krstajić, R. Henderson, C. Li, R. R. Thomson, G. S. Buller, B. Heshmat, R. Raskar, J. Leach, and D. Faccio, "Single-Photon Sensitive Light-In-Fight Imaging," *Nat. Commun.*, vol. 6, p. 6021, Jan. 2015.
- [6] N. Teranishi, "Required Conditions for Photon-Counting Image Sensors," *IEEE Trans. Electron Devices*, vol. 59, no. 8, pp. 2199–2205, 2012.
- [7] Y. Chen, Y. Xu, Y. Chae, A. Mierop, X. Wang, and A. Theuvsen, "A 0.7e⁻ Rms Temporal Readout Noise CMOS Image Sensor For Low-Light-Level Imaging," *ISSCC Dig. Tech. Papers*, 2012.
- [8] C. Lotto, P. Seitz, and T. Baechler, "A Sub-Electron Readout Noise CMOS Image Sensor With Pixel-Level Open-Loop Voltage Amplification," *ISSCC Dig. Tech. Papers*, 2011.
- [9] E. R. Fossum, "Modeling the Performance of Single-Bit and Multi-Bit Quanta Image Sensors," *IEEE J. Electron Devices Soc.*, vol. 1, no. 9, pp. 166–174, 2013.
- [10] E. R. Fossum, "Gigapixel Digital Film Sensor (DFS) Proposal," in *Nanospace Manipulation of Photons and Electrons for Nanovision Systems, Proceedings of*, 2005.
- [11] N. A. W. Dutton, L. Parmesan, A. J. Holmes, L. A. Grant, and R. K. Henderson, "320x240 Oversampled Digital Single Photon Counting Image Sensor," in *VLSI Symposium*, 2014.
- [12] A. Rochas, "Single Photon Avalanche Diodes in CMOS Technology," PhD Thesis, EPFL, 2003.
- [13] A. Rochas, M. Gosch, A. Serov, P. A. Besse, R. S. Popovic, T. Lasser, and R. Rigler, "First Fully Integrated 2-D Array Of Single-Photon Detectors In Standard CMOS Technology," *IEEE Photonics Technol. Lett.*, vol. 15, no. 7, pp. 963–965, Jul. 2003.
- [14] C. Niclass, M. Soga, H. Matsubara, S. Kato, and M. Kagami, "A 100-m Range 10-Frame/s 340x96-Pixel Time-of-Flight Depth Sensor in 0.18-μm CMOS," *IEEE J. Solid-State Circuits*, vol. 48, no. 2, pp. 559–572, Feb. 2013.
- [15] C. Niclass, C. Favi, T. Kluter, M. Gersbach, and E. Charbon, "A 128x128 Single-Photon Imager with on-Chip Column-Level 10b Time-to-Digital Converter Array Capable of 97ps Resolution," *ISSCC Dig. Tech. Papers*, 2008.
- [16] D. Tyndall, B. R. Rae, D. D.-U. Li, J. Arlt, A. Johnston, J. A. Richardson, and R. K. Henderson, "A High-Throughput Time-Resolved Mini-Silicon Photomultiplier With Embedded Fluorescence Lifetime Estimation In 0.13μm CMOS," *IEEE Trans. Biomed. Circuits Syst.*, vol. 6, no. 6, pp. 562–70, 2012.
- [17] L. H. C. Braga, L. Gasparini, L. Grant, et al., "A Fully Digital 8x16 SiPM Array for PET Applications With Per-Pixel TDCs and Real-Time Energy Output," *IEEE J. Solid-State Circuits*, no. 99, 2014.
- [18] B. F. Aull, A. H. Loomis, D. J. Young, R. M. Heinrichs, B. J. Felton, P. J. Daniels, and Deborah J. Landers, "Geiger-Mode Avalanche Photodiodes for Three Dimensional Imaging," *Lincoln Lab. J.*, vol. 13, no. 2, pp. 335–350, 2002.
- [19] C. Niclass, A. Rochas, P.-A. Besse, and E. Charbon, "Design and Characterization of a CMOS 3-D Image Sensor Based on Single Photon Avalanche Diodes," *IEEE J. Solid-State Circuits*, vol. 40, no. 9, pp. 1847–1854, 2005.
- [20] J. Richardson, R. Walker, L. Grant, D. Stoppa, F. Borghetti, E. Charbon, M. Gersbach, and R. K. Henderson, "A 32x32 50ps resolution 10 bit time to digital converter array in 130nm CMOS for time correlated imaging," *Proc. Of IEEE CICC*, pp. 77–80, 2009.
- [21] M. Gersbach, Y. Maruyama, E. Labonne, J. Richardson, R. Walker, L. Grant, R. Henderson, F. Borghetti, D. Stoppa, and E. Charbon, "A Parallel 32x32 Time-To-Digital Converter Array Fabricated in a 130 nm Imaging CMOS Technology," *Proc. Of ESSCIRC*, 2009.
- [22] D. Stoppa, F. Borghetti, J. Richardson, R. Walker, L. Grant, R. K. Henderson, M. Gersbach, and E. Charbon, "A 32x32-Pixel Array With In-Pixel Photon Counting And Arrival Time Measurement In The Analog Domain," *Proc. Of ESSCIRC*, 2009.
- [23] C. Veerappan, J. Richardson, et al., "A 160x128 Single-Photon Image Sensor With On-Pixel 55ps 10b Time-To-Digital Converter," *ISSCC Dig. Tech. Papers*, 2011.
- [24] F. Villa, B. Markovic, S. Bellisai, D. Bronzi, A. Tosi, F. Zappa, S. Tisa, D. Durini, S. Weyers, U. Paschen, and W. Brockherde, "SPAD Smart Pixel for Time-of-Flight and Time-Correlated Single-Photon Counting Measurements," *IEEE Photonics J.*, vol. 4, no. 3, pp. 795–804, Jun. 2012.
- [25] D. Bronzi, F. Villa, S. Bellisai, B. Markovic, G. Boso, C. Scarcella, A. Della Frera, and A. Tosi, "CMOS SPAD Pixels For Indirect Time-of-Flight Ranging," in *Proc. Of IEEE Photonics*, 2012.
- [26] B. Markovic, S. Bellisai, and F. A. Villa, "15bit Time-To-Digital Converters With 0.9% DNL Rms And 160ns FSR For Single-Photon Imagers," *Proc. Of PRIME*, 2011, pp. 25–28.
- [27] F. Villa, R. Lussana, D. Tamborini, D. Bronzi, B. Markovic, A. Tosi, F. Zappa, and S. Tisa, "CMOS single photon sensor with in-pixel TDC for Time-of-Flight applications," in *NoMe TDC*, 2013.

- [28] J. M. Pavia, M. Wolf, and E. Charbon, "Measurement And Modeling Of Microlenses Fabricated On Single-Photon Avalanche Diode Arrays For Fill Factor Recovery,," *Opt. Express*, vol. 22, no. 4, pp. 4202–13, 2014.
- [29] J. M. Pavia, M. Wolf, and E. Charbon, "A Dual Backside-Illuminated 800-Cell Multi-Channel Digital SiPM with 100 TDCs in 130nm 3D IC Technology,," in *Proc. Of IEEE NSS*, 2014.
- [30] M. Gersbach, R. Trimananda, Y. Maruyama, M. Fishburn, D. Stoppa, J. Richardson, R. Walker, R. K. Henderson, and E. Charbon, "High Frame-Rate TCSPC-FLIM Using A Novel SPAD-Based Image Sensor,," in *Proc. of SPIE*, 2010.
- [31] S. Burri, Y. Maruyama, X. Michalet, F. Regazzoni, C. Bruschini, and E. Charbon, "Architecture And Applications Of A High Resolution Gated SPAD Image Sensor,," *Opt. Express*, vol. 22, no. 14, pp. 17573–89, 2014.
- [32] N. A. W. Dutton, L. A. Grant, and R. K. Henderson, "9.8 μ m SPAD-based Analogue Single Photon Counting Pixel with Bias Controlled Sensitivity,," in *Proc. Of IISW*, 2013.
- [33] L. Parmesan, N. A. W. Dutton, N. J. Calder, A. J. Holmes, L. A. Grant, and R. K. Henderson, "A 9.8 μ m Sample and Hold Time to Amplitude Converter CMOS SPAD Pixel,," in *ESSDERC*, 2014.
- [34] D. Stoppa, L. Pancheri, M. Scandiuozzo, L. Gonzo, G.-F. Dalla Betta, and A. Simoni, "A CMOS 3-D Imager Based on Single Photon Avalanche Diode,," *IEEE Trans. Circuits Syst. I.*, vol. 54, no. 1, pp. 4–12, 2007.
- [35] D. Chitnis and S. Collins, "Compact Readout Circuits For SPAD Arrays,," in *Proc. Of IEEE ISCAS*, 2010.
- [36] D. Chitnis and S. Collins, "A Flexible Compact Readout Circuit For SPAD Arrays,," in *SPIE NanoScience + Engineering*, 2010.
- [37] L. Pancheri, N. Massari, F. Borghetti, and D. Stoppa, "A 32x32 SPAD Pixel Array with Nanosecond Gating and Analog Readout,," in *Proc. Of IISW*, 2011.
- [38] L. Pancheri, N. Massari, and D. Stoppa, "SPAD Image Sensor With Analog Counting Pixel for Time-Resolved Fluorescence Detection,," *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3442–3449, 2013.
- [39] L. Pancheri, E. Panina, G.-F. Dalla Betta, L. Gasparini, and D. Stoppa, "Compact Analog Counting SPAD Pixel With 1.9% PRNU And 530ps Time Gating,," in *Proc. Of ESSCIRC*, 2013.
- [40] E. Panina, L. Pancheri, G.-F. Dalla Betta, L. Gasparini, and D. Stoppa, "Compact CMOS Analog Readout Circuit For Photon Counting Applications,," in *SPIE Optics + Optoelectronics*, 2013.
- [41] S. K. Mendis, S. E. Kemeny, R. C. Gee, B. Pain, C. O. Staller, and E. R. Fossum, "CMOS Active Pixel Image Sensors For Highly Integrated Imaging Systems,," *Solid-State Circuits, IEEE J.*, vol. 32, no. 2, pp. 187–197, 1997.
- [42] P. J. W. Noble, "Self-scanned silicon image detector arrays,," *IEEE Trans. Electron Devices*, vol. 15, no. 4, pp. 202–209, Apr. 1968.
- [43] F. Yang, "Bits from Photons: Oversampled Binary Image Acquisition,," PhD Thesis, T.U. Delft, 2012.
- [44] B. F. Aull, D. R. Schuette, D. J. Young, D. M. Craig, B. J. Felton, and K. Warner, "A Study of Crosstalk in a 256x256 Photon Counting Imager Based on Silicon Geiger-Mode Avalanche Photodiodes,," *IEEE Sens. J.*, vol. 15, no. 4, pp. 2123–2132, 2015.
- [45] J. A. Richardson, E. A. G. Webster, L. A. Grant, and R. K. Henderson, "Scaleable Single-Photon Avalanche Diode Structures in Nanometer CMOS Technology,," *IEEE Trans. Electron Devices*, vol. 58, no. 7, pp. 2028–2035, Jul. 2011.
- [46] T. Vogelsang, M. Guidash, and S. Xue, "Overcoming the Full Well Capacity Limit: High Dynamic Range Imaging Using Multi-Bit Temporal Oversampling and Conditional Reset,," in *Proc. Of IISW*, 2013.

Neale A.W. Dutton (M'11) received the M.Eng (Hons.) degree in EEE from The University of Edinburgh in 2011. He is in the final stages of his Ph.D. degree in the CSS group, at the same institution. From 2014 onwards, he has been a Senior Analogue Design Engineer with STMicroelectronics, Edinburgh, UK. He holds 6 patents. His research interests are in SPAD-based sensor design. In 2015, he was awarded the Student Research Preview Award at ISSCC.

Istvan Gyongy holds an MEng in Engineering Science and a PhD in Control Engineering, both from Oxford University. Following his studies he worked for Duolog (now part of ARM), and at

IceRobotics, where he devised algorithms for animal motion data. He joined Edinburgh University in 2012 as a Post-Doctoral Research Fellow. Initially researching the control of wave tanks, he is now in the CMOS Sensors and Systems (CSS) group, working on SPAD-based imagers.

Luca Parmesan received the Laurea degree in Electronic Engineering from the University of Padua, Padua, Italy, in 2011. During 2011 he worked at the Integrated Radiation and Image Sensors research unit of Fondazione Bruno Kessler, Trento, Italy. Since 2012 he is a PhD student in the CSS Group at The University of Edinburgh. His research interests are in the field of CMOS image sensors with single photon detection.

Salvatore Gneccchi received his Laurea Magistrale in Physics from the Università degli Studi – Milano in 2012. Since then, he joined the CSS Group at the University of Edinburgh as a PhD student. His research topics include SPAD based DSIPMs and TDCs for single point TCSPC sensors.

Neil Calder (M'11) received an MEng degree in electronic engineering in 2001 from the University of Glasgow and and M.Sc in System Level Integration in 2003 from the Institute for System Level Integration. From 2003 till 2014 he held analogue design engineering roles at Semtech, Gige Networks, Broadcom and Nujira. He is currently a Research Associate in the CSS Group at the University of Edinburgh.

Bruce R. Rae (M'09) is a Senior Member of Technical Staff and Photonics Competency Manager with STMicroelectronics, Imaging Division. He received the MEng and Ph.D. degrees in EEE from The University of Edinburgh, U.K., in 2005 and 2009 respectively. From 2008 to 2011 he was a Research Associate at The University of Edinburgh. His research interests include the design of CMOS-based single photon counting systems.

Sara Pellegrini received the Master degree from Politecnico di Milano in 1999 and received the Ph.D. degree in Physics from Heriot-Watt University in 2005. In 2006 she joined STMicroelectronics as a CMOS camera characterization engineer, and she is now working on the development of CMOS SPAD devices for single-photon detection, photon counting and ranging.

Lindsay A. Grant (M'99) is Technical Director and Fellow with ST Microelectronics Imaging Division based in Edinburgh, Scotland. He has a B.Sc. degree in Physics from the University of St. Andrews. From 1984 to 1999 he worked on device, and process engineering in CMOS, and BiCMOS technology for STC and Seagate Technology in the UK. Since 1999, he has worked on imaging technology development for CIS and SPAD devices.

Robert K. Henderson (M'84) is a Reader in the School of Engineering at the University of Edinburgh. He obtained his PhD in 1990 from the University of Glasgow. From 1991, he was a research engineer at the Swiss Centre for Microelectronics, Neuchatel, Switzerland. In 1996, he was appointed Senior VLSI Engineer at VLSI Vision Ltd, Edinburgh, UK where he worked on the world's first single chip video camera. From 2000, as Principal VLSI engineer in ST Imaging Division he developed image sensors for mobile phone applications. He joined Edinburgh University in 2005, designing the first SPAD image sensors in nanometer CMOS technologies in MegaFrame and SPADnet EU projects. In 2014, he was awarded a prestigious ERC advanced fellowship. He is the author of 136 papers and holds 20 patents.