



THE UNIVERSITY *of* EDINBURGH

Edinburgh Research Explorer

## A TCAD and Spectroscopy Study of Dark Count Mechanisms in Single-Photon Avalanche Diodes

**Citation for published version:**

Webster, EAG & Henderson, R 2013, 'A TCAD and Spectroscopy Study of Dark Count Mechanisms in Single-Photon Avalanche Diodes', *IEEE Transactions on Electron Devices*, vol. 60 , no. 12, pp. 4014-4019.

**Link:**

[Link to publication record in Edinburgh Research Explorer](#)

**Published In:**

IEEE Transactions on Electron Devices

**General rights**

Copyright for the publications made accessible via the Edinburgh Research Explorer is retained by the author(s) and / or other copyright owners and it is a condition of accessing these publications that users recognise and abide by the legal requirements associated with these rights.

**Take down policy**

The University of Edinburgh has made every reasonable effort to ensure that Edinburgh Research Explorer content complies with UK legislation. If you believe that the public display of this file breaches copyright please contact [openaccess@ed.ac.uk](mailto:openaccess@ed.ac.uk) providing details, and we will remove access to the work immediately and investigate your claim.



# A TCAD and Spectroscopy Study of Dark Count Mechanisms in Single-Photon Avalanche Diodes

Eric A. G. Webster, *Member, IEEE*, and Robert K. Henderson, *Member, IEEE*

**Abstract**—It is shown through dark count rate spectroscopy (DCRS) and TCAD-simulations that in single-photon avalanche diodes (SPADs), the majority of low dark count rate (DCR) devices in modern CMOS arrays are free of deep-level traps and that DCR can therefore be explained by saturation current and band-to-band tunneling (BTBT). The DCRS performed on the Megaframe  $32 \times 32$  show that the activation energies for the high DCR devices are consistent with a single type of defect at  $\approx 0.44$  eV, thought to be the E-center, in differing electric fields. Calibrated TCAD-simulated reverse bias leakage currents are orders of magnitude lower than those measured due to the lack of parasitic leakage paths but give theoretical DCRS that are close to the measured values for four different SPAD designs and predict the voltage dependence at high fields. The coefficients for Kane's indirect tunneling model in the [100] direction are determined as  $A \approx 2 \times 10^{15} \text{ cm}^{-3}/\text{s}$  and  $B \approx 2.39 \times 10^7 \text{ V/cm}$  through TCAD calibration, DCR measurement, and theory. It is found that indirect BTBT dominates the DCR of SPADs with low breakdown voltages.

**Index Terms**—Avalanche diodes, dark count rate (DCR), dark current spectroscopy, noise, single-photon avalanche diode (SPAD), TCAD, tunneling.

## I. INTRODUCTION

THE dark count rate (DCR) of single-photon avalanche diodes (SPADs) is the parasitic count rate attributed to natural carrier generation processes inside the diode, well understood to be Shockley–Read–Hall (SRH) [1], [2] trap-assisted generation, thermal generation, and diffusion saturation currents [3]–[6]. In SPADs, another major contributor to the leakage current is band-to-band tunneling (BTBT) [7] because of the high reverse bias and narrow junctions. The SPADs that are tunneling-dominated have very high DCRs of the order of hundreds of kilohertz [8], [9]. Indeed, BTBT is the dominant factor that contributes to the trend of higher DCR with process node shrink apparent from the literature. Additionally, the combination of traps and high electric field leads to trap-assisted tunneling and Poole–Frenkel barrier force lowering, further increasing the DCR [5], [6], and [10].

It is possible to create SPADs with low DCR by avoiding the onset of tunneling in custom processes [11]–[13]

and recently DCRs approaching tens of hertz [5], [11], [14]–[16] at room temperature have been reported in CMOS SPADs. Interestingly, SPADs typically have a DCR distribution where a small proportion of devices have very high DCR [11], [17]–[19].

Modern SPADs in CMOS and custom processes are enabling many new applications for solid-state single-photon counting and timing such as time correlated single-photon counting in fluorescence lifetime applications [20], 3-D-imaging and ranging [21], and positron emission tomography [11]. There is therefore an increased interest in methods of predicting SPAD DCR prior to fabrication to accelerate technology development, rather than relying on iterative design. Modeling the DCR of SPADs has been a topic of study since they were first developed in the early 1960s [22]. Recent approaches to DCR modeling generally assume the presence of deep-level traps to fit the measured results [23]–[25].

This paper describes a different approach to DCR modeling to previous efforts, which are reviewed first. Dark count rate spectroscopy (DCRS) results are then presented, which suggest that only a small proportion of devices are influenced by traps in different local electric fields and have high associated DCR; whereas the rest are trap-less. It is therefore proposed that calibrated TCAD simulations can be used to predict the DCR of trap-less SPADs. To support this, the calibration of the TCAD simulated to measured breakdown voltages is then presented using STMicroelectronics confidential information. Trap-less SPADs are considered as ideal devices for studying BTBT and therefore the BTBT model in TCAD is calibrated on three different multiplication junctions. Finally, the results are discussed and conclusions are given.

## II. PREVIOUS APPROACHES TO DCR MODELING

Assuming that the same mechanisms are responsible for reverse bias leakage current and dark counts, previous researchers have tried to match the measured DCR with the measured current divided by the electronic charge,  $q$ . However, this resulted in DCRs many orders of magnitude higher than measured. For example, for the SPAD reported in [14] with DCR  $\approx 40$  Hz at room temperature, the  $8.95 \times 10^{-10}$  A leakage current at breakdown predicts  $\approx 5.5$  GHz. Pagano *et al.* [25] assumed a high trap concentration and associated high generation current to match the leakage current of an array of SPADs. However, the small leakage current of micrometer-scale SPADs is easily overestimated due to imperfectly sealed RF environments, measurement equipment limitations; and parasitic leakage paths in the test equipment wiring, PCBs, and CMOS dielectric stack, as well

Manuscript received November 15, 2012; revised October 3, 2013; accepted October 4, 2013. Date of publication October 18, 2013; date of current version November 20, 2013. This work was supported by the University of Edinburgh, Edinburgh, U.K., and in part by STMicroelectronics Ltd., Edinburgh, U.K. The review of this paper was arranged by Editor A. Schenk.

The authors are with the Institute for Integrated Micro and Nano Systems, The School of Engineering, The University of Edinburgh, Edinburgh EH9 3JL, U.K. (e-mail: e.webster@ed.ac.uk; robert.henderson@ed.ac.uk).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2013.2285163

as in the SPAD through the guard ring and due to surface generation, all of which is not multiplied and therefore does not contribute to dark count.

Kang *et al.* [23] take an alternative detailed probabilistic approach to DCR modeling. This method also assumes the presence of traps with high concentration to match the measured primary dark current to the DCR. However, the presence of high trap concentrations is likely in the III–V devices discussed. Such high trap concentrations are unlikely for modern CMOS SPADs and associated high quality processing. Similarly, Kindt and van Zeijl [24] assume the trap-assisted tunneling DCR model, and associated parameters, and do not discuss the varying DCRs of different devices.

### III. DARK COUNT RATE SPECTROSCOPY

Many authors report DCR distributions where a fraction (5% to 20% or higher, depending on process and device size) of SPADs have a very high DCR [6], [11], [16]–[19]. It is proposed that it is this small proportion of devices that have traps.

DCRS was thought to be a good method of testing this hypothesis. DCRS builds on the dark current spectroscopy that was developed by McGrath *et al.* [27] for studying deep-level traps in CCDs. The development of large CMOS SPAD arrays has made it practical to apply the per-pixel DCS technique to obtain a large sample size [28].

To perform the experiment, a Megaframe  $32 \times 32$  [28] sensor of the same batch as presented in [19] with  $\approx 80\%$  low and  $\approx 20\%$  high DCR devices was placed in a temperature controlled oven. The temperature was increased in 5-K increments from 293 to 343 K and ten 1-s integrations for each pixel captured and averaged at each temperature. The activation energy ( $E_A$ ) of each of the 1024 SPADs was then calculated using the Arrhenius equation. A histogram of the resulting activation energies is illustrated in Fig. 1. The Meyer–Neldel relationship (MNR) [29] was also observed between  $E_A$  and preexponential factor and was corrected for in the same manner as in [29]. The total capture cross section,  $\sigma_t$ , was calculated using the same technique as [29], with the volume calculated from the layout and TCAD-simulated junction width and the results shown in Fig. 2.

Fig. 1 shows that there are two distributions of  $E_A$ , one at  $\approx 0.85$  eV and  $\approx 0.45$  eV. The 0.85-eV peak corresponds to the 80% low DCR devices and is consistent with normal diode generation and diffusion leakage current. The 20% of devices with high DCR have  $E_A \approx 0.45$  eV. However, from Fig. 2, it is clear that this corresponds to a wide spread in effective  $\sigma_t$ . This is consistent with the trap existing in different electric fields as can be seen from the general trend of larger  $\sigma_t$  with smaller  $E_A$ . This is thought to be a manifestation of the Poole–Frenkel barrier force lowering and trap-assisted tunneling.

It is likely that the  $\approx 0.45$ -eV level corresponds to the E-centre (phosphorus-vacancy) defect given the agreement with prior DCS work [29]. In addition, in the case of these devices [15] manufactured in a CMOS imaging process, it is known that there is negligible contamination. This is unsurprising given that CMOS image sensors require low dark currents




Fig. 1. Histogram of measured activation energies.




Fig. 2. Scatter plot of measured  $E_A$  against calculated  $\sigma_t$  using MNR correction.

for high signal-to-noise ratios in low light conditions. This might not be the case for SPADs manufactured in high voltage or digital CMOS technology, however.

The higher relative probability of having a high DCR SPAD pixel of  $\approx 20\%$  compared with a high dark current pixel of  $\ll 1\%$  in CMOS image sensors can be attributed to the larger  $6\text{-}\mu\text{m}$  diameter active area of SPADs in [28] relative to  $1.75\text{-}\mu\text{m}$  pitch pixels [29]. From the presented results, it is thought that the DCR variation among the  $\approx 20\%$  high DCR devices is accounted for by E-centers in different electric fields.

If, therefore, it is only the high DCR devices that are influenced by traps, a different mechanism is required to explain the DCR of trap-less devices. The focus of the rest of this paper is on predicting the median DCR of trap-less SPADs of differing designs. It is proposed that this can be predicted with commercial TCAD simulation tools.

### IV. TCAD SIMULATION METHODS AND CALIBRATION

#### A. TCAD Process and Device Simulation Methods

Simulations were performed with the Synopsys Sentaurus TCAD suite using STMicroelectronics' proprietary process

calibration data [30]–[32]. The front-end flow was simulated with Monte Carlo (MC) implants.

The 2-D process and electrical simulations were performed of  $1\text{-}\mu\text{m}^2$  SPAD multiplication junction and appropriate depth with reflective boundary conditions at the noncontact sides to eliminate any guard ring effects. The simulated current could then be scaled to the dimensions of real devices. The small simulation domain reduced the MC implant and electrical simulation run times. A tensor mesh was chosen for simplicity with adaptive refinement on the doping concentration gradient to resolve the high electric fields.

Stratton's hydrodynamic electron transport model [33] was chosen to describe the high field narrow junctions present in advanced CMOS processes. Avalanche generation and Auger recombination heat sources/sinks were accounted for [34]. The Philips unified mobility model was used with the donor species of the junction specified [35]. Velocity saturation was included with the Canali [36] model. Avalanche multiplication was modeled according to van Overstraeten [37] with Auger recombination [32] included because it is the inverse process [4]. The SRH generation/recombination was disabled for consistency with the zero-trap hypothesis.

Apparent band gap narrowing (BGN) at high doping concentrations influences the effective intrinsic carrier concentration [38] and therefore the saturation current. The different BGN models available in TCAD were found to influence the saturation current by a factor of  $\approx 4$  for the devices studied. The BGN was therefore modeled according to del Alamo [38] that gave BGN in the middle of the range. It is not clear which BGN model is the most reliable; and therefore, BGN is a source of uncertainty in this paper.

The BTBT was simulated with the dynamic nonlocal model [7], [32]. Hurkx [39], [40] reported the TCAD default  $A$  and  $B$  parameters as  $A = 4 \times 10^{14} \text{ cm}^{-3}/\text{s}$  and the critical field  $B = 1.9 \times 10^7 \text{ V/cm}$ . There have been several attempts to determine the coefficients and critical field for BTBT in silicon [39]–[41] and values of  $B$  range from  $1.9 \times 10^7$  [40] to  $3.1 \times 10^7 \text{ V/cm}$  with a theoretical value of  $2.2 \times 10^7 \text{ V/cm}$  reported in [41]. Importantly, for large area devices in old processes the absence of traps, and therefore trap-assisted tunneling, which would dominate the leakage, could not be excluded. It is therefore likely that prior work over-estimated BTBT.

SPADs allow measurement of the ideal BTBT rate that is not possible with other devices for two reasons: 1) only current flow across the multiplication junction contributes to the DCR, which is simply measured macroscopically with a pulse counter and 2) SPADs can be considered trap-less if they are not from the high DCR tail (Section III).

For the CMOS SPADs studied, tunneling occurs in the [001] direction for electrons from the light hole band to the transverse conduction band. Therefore,  $m_e = 0.19m_0$  and  $m_h = 0.16m_0$  [4] was assumed for the calculation of  $B$  in the Kane model [7], [32], where  $m_0$  is the rest electron mass. Assuming zero conduction band offset, this gave  $B \approx 2.39 \times 10^7 \text{ V/cm}$ , which is near identical to [42] and is within the theoretical range of [41], whereas higher than that determined by Hurkx. The  $A$  was used for fitting because calculation from

TABLE I  
SIMULATED AND MEASURED BREAKDOWN VOLTAGES

SPAD Multiplication Junction	Measured $V_{BD}$ (V)	Simulated $V_{BD}$ (V)	Error (V)
p-well/DNW [15]	13.95	13.72	−0.23
p <sup>−</sup> /DNW [15]	18.00	18.15	+0.15
DNW/p <sup>+</sup> substrate [44]	14.90	14.81	−0.09
DNW/p <sup>−</sup> substrate [45]	20.00	20.05	+0.05

theory requires knowledge of  $D_p$ , the phonon deformation potential, for which there are many different values [43].

### B. Breakdown Voltage Calibration

TCAD calibration was performed on the breakdown voltage ( $V_{BD}$ ). Measurements were performed with an HP4156B parameter analyzer. Model validation was complicated by the fact that the breakdown voltage varies part-to-part and so it was attempted to find a match to the typical breakdown voltage. Table I lists that measurement and simulation are in good agreement for two devices reported in [15]: 1) the p-well and p<sup>−</sup> designs and 2) the deep n-well (DNW)/p-substrate design with a high [44] and low substrate doping [45].

## V. DCR MODELING

### A. Methods

Sentaurus TCAD interestingly allows simulation of the nonphysical reverse  $I$ – $V$  characteristic without avalanche generation enabling observation of the leakage current above breakdown. This is physically valid for SPADs because impact ionization multiplies the current when primary carriers are generated. There is no avalanche multiplication if there is no primary carrier and the generation rate should be the same above or below the breakdown voltage, except for increased generation at higher bias due to tunneling.

Interestingly, the simulated saturation current was six to eight orders of magnitude less than measured because of the lack of parasitic leakage. Given the ultralow saturation current simulation results, it is worth evaluating whether TCAD can simulate the trap-less DCR of different device designs.

To evaluate this in detail, three device designs were studied: DNW/p-substrate designs of different substrate concentration and therefore breakdown voltage [44], [45] for which good DCR versus voltage data was available; and the p-well device of [15] for which there was a large sample size, but the voltage range was limited due to the transistor gate oxide.

### B. Results

The simulated SPAD leakage current with different values of  $A$ , expressed in electrons/s for comparison to the measured DCR (hertz), is shown in Figs. 3–5 for the DNW to p-substrate junction with a lightly [45] and heavily doped substrate [44], and the p-well device of [15], respectively. Table II lists the results and shows the simulated and measured DCR at  $V_{BD} + 1 \text{ V}$  ( $A$ ) without ( $I_{SAT}$ ) and with ( $I_R$ ) tunneling using  $A = 2 \times 10^{15} \text{ cm}^{-3}/\text{s}$  and  $B = 2.39 \times 10^7 \text{ V/cm}$ .




Fig. 3. DNW/ $p^-$  substrate SPAD tunnelling calibration [40].

Fig. 5. p-well/DNW SPAD tunnelling calibration [15].

Fig. 4. DNW/ $p^+$  substrate SPAD tunnelling calibration [39].

The results show that in all cases the Hurkx parameters vastly over-estimate the DCR. Better agreement is achieved with the theoretically determined critical field. However, the results do not match at low bias levels for the DNW/substrate devices but is in reasonable agreement for the p-well device.

For  $>16.5$  V with the highly doped substrate [44] and  $>28$  V with the lightly doped substrate [45], there is an agreement between the simulated and measured DCRs with  $A = 2 \times 10^{15} \text{ cm}^{-3}/\text{s}$ , close to the theoretical value of  $3.29 \times 10^{15} \text{ cm}^{-3}/\text{s}$  in [42] at biases where the activation energy decreases to  $<E_g/2$  [44], [45]. The deviation from tunneling-dominated leakage below this voltage could be attributed an increased saturation current relative to that simulated due to possible minority carrier effects (Section VI) [46]. A changing avalanche breakdown probability (ABP) could account for the different DCR versus voltage gradient in this region. The ABP is expected to be close to one at high bias [45].

The results do not agree for the p-well device [15] with  $A = 2 \times 10^{15} \text{ cm}^{-3}/\text{s}$ . The simulations predict tunneling-dominated DCR  $\approx 600$  Hz at 1 V excess bias when the measured DCR is known to be  $\approx 50$  Hz and dominated by

TABLE II  
SIMULATED AND MEASURED DCR

SPAD Multiplication Junction	Simulated $I_{\text{SAT}}$ [no tunneling] (electrons/s)	Simulated $I_R$ [with tunneling] (electrons/s)	Measured DCR of trap-less devices (Hz)
$p$ -well/DNW [15]	$\approx 26$	$\approx 600$	$\approx 50$
$p^-$ /DNW [15]	$\approx 30$	$\approx 30$	$\approx 50$
DNW/ $p^+$ substrate [44]	$\approx 4$	$\approx 4$	$\approx 100$
DNW/ $p^-$ substrate [45]	$\approx 6$	$\approx 6$	$\approx 18$

thermal generation (Section III). This could be because of the slight under-estimation of  $V_{\text{BD}}$ . As  $V_{\text{BD}}$  reduces, the field increases and therefore a small error in  $V_{\text{BD}}$  means a large error in field that corresponds to an exponential tunneling error. An increase in simulated  $V_{\text{BD}}$  by 0.23 V (Table I) would shift the simulated tunneling current to the right in Fig. 5 giving better agreement with  $A = 2 \times 10^{15} \text{ cm}^{-3}/\text{s}$ . Interestingly, the simulated saturation current appears to agree well with measurement.

## VI. DISCUSSION

Overall, the simulations give reasonable agreement with measurement without making the widespread trap assumption. The main discrepancy is the lack of agreement between the saturation current and DCR in both substrate-based SPAD designs with rough agreement for the p-well device.

The disagreement in saturation current is possibly explained by nonequilibrium minority carrier effects, which TCAD does not simulate at equilibrium. Transient TCAD simulations show that during breakdown electrons and holes diffuse opposite to the direction of electric field, i.e., electrons from n-type diffuse into p-type and vice versa [46]. This would lead to a new steady-state minority carrier density in the vicinity of the junction being established leading to increased saturation current and therefore DCR. For the p-well device, this is not such a problem due to the collector action of the DNW/substrate junction [46]. Minority carrier effects are therefore a possible avenue of future investigation. An alternative is that the guard

ring contributes to the DCR. However, the close agreement obtained with the p-well device's saturation current and DCR suggests this is not the case. Additionally, BGN influences the saturation current and in general appears uncertain in the literature.

The tunneling is fitted well with  $B = 2.39 \times 10^7$  V/cm and  $A = 2 \times 10^{15}$  cm<sup>-3</sup>/s for the SPADs where there is the highest confidence in the accuracy of the TCAD simulated field [44], [45]. However, from the measurement results on all devices  $A$  varies over the range  $1 \times 10^{14} - 2 \times 10^{15}$  cm<sup>-3</sup>/s while  $A = 2 \times 10^{15}$  cm<sup>-3</sup>/s corresponds closely to  $3.29 \times 10^{15}$  cm<sup>-3</sup>/s theoretically calculated by Kao [42]. However, there is significant uncertainty regarding  $D_p$  for each phonon mode [43] and it has been observed that both the transverse optical (TO) and transverse acoustic (TA) phonons contribute equally [41].

All phonon modes are thought to contribute to indirect tunneling and therefore  $A$  determined from fitting experimental results corresponds to this combination. To illustrate the importance of the chosen values in the calculation of  $A$  and  $B$ , using the deformation potentials and phonon energies determined in [43] for the TO, TA, and longitudinal optical and acoustic phonons (LO/LA), and using values of the other coefficients from [42], gives  $A_{TA} = 1.34 \times 10^{14}$  cm<sup>-3</sup>/s,  $A_{TO} = 3.53 \times 10^{14}$  cm<sup>-3</sup>/s and  $A_{LO/LA} = 1.14 \times 10^{15}$  cm<sup>-3</sup>/s. These combine to give  $A = 1.63 \times 10^{15}$  cm<sup>-3</sup>/s, in fair agreement with measurement. This result agrees with the observation of Logan and Chynoweth [41] that the contribution of TA and TO phonons is roughly equivalent while suggesting strong importance of LA/LO phonons that was not found [41]. For TO and TA phonons combined to equal  $2 \times 10^{15}$  cm<sup>-3</sup>/s, then  $D_{TA}$  and  $D_{TO}$  are calculated as  $\approx 1.4 \times 10^8$  and  $\approx 2.6 \times 10^8$  eV/cm, respectively, from [32], which is within the known range [43]. This suggests that the method proposed for studying BTBT and the TCAD nonlocal model is valid.

## VII. CONCLUSION

The DCRS results presented show that it is only the high DCR SPADs that are influenced by a deep-level trap, tentatively identified as the E-center in the Megaframe sensor. Therefore, through process modification, it should be possible to remove these defects to improve SPAD yield. The DCR obtained from the trap-less TCAD-simulated saturation currents is in close agreement with the measured DCR. Combined with the DCRS results, it can be concluded that DCR is not always due to traps. It is thought that doping variation could explain variability in the low DCR devices. Additionally, the TCAD simulations show that low DCR can be achieved by avoiding the onset of BTBT. This is simply obtained by designing the breakdown voltage to be  $\sim 20$  V that gives a  $> 5$  V excess bias margin to tunneling-dominated DCR at room temperature. It is therefore clear that valid DCR performance comparison can only be made between SPADs with approximately the same  $V_{BD}$ . Indeed, the typical p<sup>+</sup>/n-well junction used to form SPADs is more lightly doped at larger process nodes leading to lower DCR.

It is also interesting that SPADs appear ideal for studying BTBT because single electron generation can be measured

by macroscopic pulse counting. The results suggest that prior models over-estimated the tunneling rate as a result of parasitic leakage and the likely presence of traps, both of which are excluded in this paper. The measured data is fit quite well with a critical field of  $B = 2.39 \times 10^7$  V/cm and  $A = 2 \times 10^{15}$  cm<sup>-3</sup>/s. Further calibration is required to account for nonequilibrium minority carrier effects that can be expected to influence the DCR as well as provide a trap-less after pulsing mechanism required to explain the after pulsing observed on all devices [14], [44]–[46].

Although TCAD may not yet yield the exact DCR for a given device, it is certainly possible to compare different multiplication junction design proposals for expected noise prior to manufacture, which was not possible before. The demonstrated usefulness of DCRS to study traps offers potential to guide process development to maximize SPAD yield.

## ACKNOWLEDGMENT

The authors would like to thank L. Grant for supporting their work; J. Richardson for experimental and tape-out assistance; S. Pellegrini for DCR (V) measurement results on the p-well device; D. Tyndall and R. Walker for help with the Megaframe  $32 \times 32$  platform; P. Boulenc for the TCAD process model information, extensive calibration work, and comments on the manuscript; ST Microelectronics, Crolles, France, for fabricating the devices; and K.-H. Kao and W. Vandenberghe for insightful discussion regarding tunneling and TCAD simulation.

## REFERENCES

- [1] W. Shockley and W. T. Read, "Statistics of the recombinations of holes and electrons," *Phys. Rev.*, vol. 87, no. 5, pp. 835–842, Sep. 1952.
- [2] R. N. Hall, "Electron-hole recombination in germanium," *Phys. Rev.*, vol. 87, no. 5, p. 387, Jul. 1952.
- [3] W. Shockley, *Electrons and Holes in Semiconductors*. New York, NY, USA: Van Nostrand, 1950.
- [4] S. M. Sze, *Physics of Semiconductor Devices*, 2nd ed. New York, NY, USA: Wiley, 1981.
- [5] A. Rochas, "Single photon avalanche diodes in CMOS technology," Ph.D. dissertation, Inst. de Microélectronique et Microsystèmes, École Polytechnique Fédérale Lausanne, Lausanne, Switzerland, 2003.
- [6] M. Ghioni, A. Gulinatti, I. Rech, P. Maccagnani, and S. Cova, "Large-area low-jitter silicon single photon avalanche diodes," *Proc. SPIE, Quantum Sensing Nanophoton. Devices V*, vol. 6900, article id. 69001D, Feb. 2008, doi:10.1117/12.761578.
- [7] E. O. Kane, "Theory of tunneling," *J. Appl. Phys.*, vol. 31, no. 1, pp. 83–91, Jan. 1961.
- [8] C. Niclass, M. Gersbach, R. Henderson, L. Grant, and E. Charbon, "A single photon avalanche diode implemented in 130-nm CMOS technology," *IEEE J. Sel. Topics Quantum Electron.*, vol. 13, no. 4, pp. 863–869, Jul./Aug. 2007.
- [9] M. A. Karami, M. Gersbach, H.-J. Yoon, and E. Charbon, "A new single-photon avalanche diode in 90 nm standard CMOS technology," *Opt. Exp.*, vol. 18, no. 21, pp. 22158–22166, Oct. 2010.
- [10] J. Frenkel, "On pre-breakdown phenomena in insulators and electronic semi-conductors," *Phys. Rev.*, vol. 54, no. 8, pp. 647–648, 1938.
- [11] T. Frach, G. Prescher, C. Degenhardt, R. de Gruyter, A. Schmitz, and R. Ballizany, "The digital silicon photomultiplier—Principle of operation and intrinsic detector performance," in *Proc. IEEE NSS/MIC*, Nov. 2009, pp. 1959–1965.
- [12] M. Ghioni, A. Gulinatti, P. Maccagnani, I. Rech, and S. Cova, "Planar silicon SPADs with 200  $\mu$ m diameter and 35 ps photon timing resolution," *Proc. SPIE, Adv. Photon Counting Tech.*, vol. 6372, article id. 63720R, pp. 1–9, Oct. 2006, doi:10.1117/12.685834.

- [13] A. Gulinatti, I. Rech, P. Maccagnani, M. Ghioni, and S. Cova, "Improving the performance of silicon single-photon avalanche diodes," *Proc. SPIE, Adv. Photon Counting Tech. V*, vol. 8033, article id. 803302, pp. 1–11, May 2011, doi:10.1117/12.883863.
- [14] J. Richardson, L. A. Grant, and R. K. Henderson, "Low dark count single-photon avalanche diode structure compatible with standard nanometer scale CMOS technology," *IEEE Photon. Technol. Lett.*, vol. 21, no. 14, pp. 1020–1022, Jul. 15, 2009.
- [15] J. A. Richardson, E. A. G. Webster, L. A. Grant, and R. K. Henderson, "Scaleable single-photon avalanche diode structures in nanometer CMOS technology," *IEEE Trans. Electron Devices*, vol. 58, no. 7, pp. 2028–2035, Jul. 2011.
- [16] E. A. G. Webster, J. A. Richardson, L. A. Grant, and R. K. Henderson, "Single-photon avalanche diodes in 90 nm CMOS imaging technology with sub-1 Hz median dark count rate," in *Proc. IISW*, 2011, pp. 262–265.
- [17] L. Pancheri and D. Stoppa, "Low-Noise CMOS single-photon avalanche diodes with 32 ns dead time," in *Proc. 37th ESSDERC*, Sep. 2007, pp. 362–365.
- [18] L. Pancheri, N. Massari, F. Borghetti, and D. Stoppa, "A 32×32 SPAD pixel array with nanosecond gating and analog readout," in *Proc. Int. Image Sensor Workshop*, 2011, pp. 1–4.
- [19] J. A. Richardson, L. A. Grant, and R. K. Henderson, "A low dark count single photon avalanche diode structure compatible with standard nanometer scale CMOS technology," in *Proc. IISW*, Jun. 2009, pp. 1–6.
- [20] S. Cova, A. Longoni, A. Andreoni, and R. Cubeddu, "A semiconductor detector for measuring ultraweak fluorescence decays with 70 ps FWHM resolution," *IEEE J. Quantum Electron.*, vol. 19, no. 4, pp. 630–634, Apr. 1983.
- [21] C. Niclass, C. Favi, T. Kluter, F. Monnier, and E. Charbon, "Single-photon synchronous detection," *IEEE J. Solid-State Circuits*, vol. 44, no. 7, pp. 1977–1989, Jul. 2009.
- [22] R. H. Haitz, "Mechanisms contributing to the noise pulse rate of avalanche diodes," *J. Appl. Phys.*, vol. 36, no. 10, pp. 3123–3131, Oct. 1965.
- [23] Y. Kang, H. X. Lu, Y.-H. Lo, D. S. Bethune, and W. P. Risk, "Dark count probability and quantum efficiency of avalanche photodiodes for single-photon detection," *Appl. Phys. Lett.*, vol. 83, no. 14, pp. 2955–2957, Oct. 2003.
- [24] W. J. Kindt and H. W. van Zeijl, "Modelling and fabrication of geiger mode avalanche photodiodes," *IEEE Trans. Nucl. Sci.*, vol. 45, no. 3, pp. 715–719, Jun. 1998.
- [25] R. Pagano, S. Lombardo, S. Libertino, G. Valvo, G. Condorelli, B. Carbone, *et al.*, "Understanding dark current in pixels of silicon photomultipliers," in *Proc. ESSDERC*, 2010, pp. 265–268.
- [26] M. Gersbach, E. Mazaleyrat, S. Hardillier, C. Niclass, R. Henderson, L. Grant, *et al.*, "A low-noise single-photon detector implemented in a 130 nm CMOS imaging process," *Solid-State Electron.*, vol. 53, no. 7, pp. 803–808, Jul. 2009.
- [27] R. D. McGrath, J. Doty, G. Lupino, G. Ricker, and J. Vallerga, "Counting of deep-level traps using a charge-coupled device," *IEEE Trans. Electron Devices*, vol. 34, no. 12, pp. 2555–2557, Dec. 1987.
- [28] J. Richardson, R. Walker, L. Grant, D. Stoppa, F. Borghetti, E. Charbon, *et al.*, "A 32×32 50 ps resolution 10 bit time to digital converter array in 130 nm CMOS for time correlated imaging," in *Proc. IEEE CICC*, Sep. 2009, pp. 77–80.
- [29] E. A. G. Webster, R. L. Nicol, L. Grant, and D. Renshaw, "Per-pixel dark current spectroscopy measurement and analysis in CMOS image sensors," *IEEE Trans. Electron Devices*, vol. 57, no. 9, pp. 2176–2182, Sep. 2010.
- [30] *Sentaurus Process User Guide*, Synopsys, Mountain View, CA, USA, Sep. 2011.
- [31] *Mesh Generation Tools User Guide*, Synopsys, Mountain View, CA, USA, Sep. 2011.
- [32] *Sentaurus Device User Guide*, Synopsys, Mountain View, CA, USA, Sep. 2011.
- [33] R. Stratton, "Diffusion of hot and cold electrons in semiconductor barriers," *Phys. Rev.*, vol. 126, no. 6, pp. 2002–2014, Jun. 1962.
- [34] D. Chen, Z. Yu, K.-C. Wu, R. Goossens, and R. W. Dutton, "Dual energy transport model with coupled lattice and carrier temperatures," in *Proc. SISDEP*, 1993, pp. 157–160.
- [35] D. B. M. Klaassen, "Unified mobility model for device simulation—I. Model equations and concentration dependence," *Solid-State Electron.*, vol. 35, no. 7, pp. 953–959, Jul. 1992.
- [36] C. Canali, G. Majni, R. Minder, and G. Ottaviani, "Electron and hole drift velocity measurements in silicon and their empirical relation to electric field and temperature," *IEEE Trans. Electron Devices*, vol. 22, no. 11, pp. 1045–1047, Nov. 1975.
- [37] R. van Overstraeten and H. de Man, "Measurement of the ionisation rates in diffused silicon *p-n* junctions," *Solid-State Electron.*, vol. 13, no. 5, pp. 583–608, May 1970.
- [38] J. A. del Alamo and R. M. Swanson, "Measurement of steady-state minority-carrier transport parameters in heavily doped n-type silicon," *IEEE Trans. Electron Devices*, vol. 34, no. 7, pp. 1580–1589, Jul. 1987.
- [39] G. A. M. Hurkx, D. B. M. Klaassen, and M. P. G. Knuvers, "A new recombination model for device simulation including tunneling," *IEEE Trans. Electron Devices*, vol. 39, no. 2, pp. 331–338, Feb. 1992.
- [40] G. A. M. Hurkx, "On the modelling of tunnelling currents in reverse-biased *p-n* junctions," *Solid-State Electron.*, vol. 32, no. 8, pp. 665–668, Aug. 1989.
- [41] R. A. Logan and A. G. Chynoweth, "Effect of degenerate semiconductor band structure on current-voltage characteristics of silicon tunnel diodes," *Phys. Rev.*, vol. 131, no. 1, pp. 89–95, Jul. 1963.
- [42] K.-H. Kao, A. S. Verhulst, W. G. Vandenberghe, B. Sorée, G. Groeseneken, and K. De Meyer, "Direct and indirect band-to-band tunneling in germanium-based TFETs," *IEEE Trans. Electron Devices*, vol. 59, no. 2, pp. 292–300, Jan. 2012.
- [43] E. Pop, R. W. Dutton, and K. E. Goodson, "Analytic band Monte Carlo model for electron transport in Si including acoustic and optical phonon dispersion," *J. Appl. Phys.*, vol. 96, no. 9, pp. 4998–5005, Jul. 2004.
- [44] E. A. G. Webster, J. A. Richardson, L. A. Grant, D. Renshaw, and R. K. Henderson, "A single-photon avalanche diode in 90-nm CMOS imaging technology with 44% photon detection efficiency at 690 nm," *IEEE Electron Device Lett.*, vol. 33, no. 5, pp. 694–696, May 2012.
- [45] E. A. G. Webster, L. A. Grant, and R. K. Henderson, "A high-performance single-photon avalanche diode in 130-nm CMOS imaging technology," *IEEE Electron Device Lett.*, vol. 33, no. 11, pp. 1589–1591, Nov. 2012.
- [46] E. A. G. Webster, L. A. Grant, and R. K. Henderson, "Transient single-photon avalanche diode operation, minority carrier effects, and bipolar latch-up," *IEEE Trans. Electron Devices*, vol. 60, no. 3, pp. 1188–1194, Mar. 2013.



**Eric A. G. Webster** (M'08) received the Ph.D. degree from the University of Edinburgh, Edinburgh, U.K., in 2013.

He is currently a Senior Process Engineer with OmniVision Technologies, Inc., Santa Clara, CA, USA.



**Robert K. Henderson** (M'84) received the Ph.D. degree from the University of Glasgow, Glasgow, U.K., in 1990.

He is a Reader with the School of Engineering, Institute for Microelectronics and Nanosystems, University of Edinburgh, Edinburgh, U.K.